

# **SCRAMNet<sup>®</sup> + Network**

## **EISA Hardware Interface Reference**

Document No. D-T-MR-EISA####-A-0-A7



# FOREWORD

The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. SYSTRAN reserves the right to make changes without notice.

SYSTRAN makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

©Copyright 1998 SYSTRAN Corporation. All Rights Reserved.

SCRAMNet<sup>®</sup> is a registered trademark of SYSTRAN Corporation. U.S. Patent #4,928,289

HP is a registered trademark of the Hewlett-Packard Company.

IBM PC<sup>™</sup> is a trademark of the IBM Corporation.

Intel<sup>®</sup> is a registered trademark of the Intel Corporation.

386<sup>®</sup>, 486<sup>®</sup> and Code Builder<sup>®</sup> are trademarks of Intel Corporation.

Motorola<sup>®</sup> is a registered trademark of the Motorola Corporation.

ST<sup>®</sup> is a registered trademark of AT&T.

Microsoft<sup>®</sup> and MS-DOS<sup>®</sup> are registered trademarks of Microsoft Corporation.

Revised: September 2, 1998

**SYSTRAN Corporation**  
4126 Linden Avenue  
Dayton, OH 45432-3068 USA  
(937) 252-5601

### **FCC**

This product is intended for use in industrial, laboratory or military environments. This product uses and emits electromagnetic radiation which may interfere with other radio and communication devices. The user may be in violation of FCC regulations if this device is used in other than the intended market environments.

### **CE**

Please note: As a component part of another system, this product has no intrinsic function and is therefore not subject to the European Union CE EMC directive 89/336/EEC.

# TABLE OF CONTENTS

HOW TO USE THIS MANUAL .....	0-1
0.1 Scope .....	0-1
0.2 Organization .....	0-1
0.3 Appendices .....	0-1
0.4 Related Documentation .....	0-2
1.0 INTRODUCTION .....	1-1
1.1 Overview .....	1-1
1.2 Network Features.....	1-1
1.3 Options .....	1-2
1.4 Features.....	1-2
1.5 EISA Specification Level .....	1-2
1.6 Hardware .....	1-2
1.7 PC Software .....	1-3
1.8 Compatibility .....	1-3
1.9 EISA Configuration File.....	1-4
1.10 Utility Software .....	1-4
1.11 Reliability.....	1-4
1.12 Technical Support.....	1-5
1.13 Ordering Process.....	1-5
2.0 DESCRIPTION .....	2-1
2.1 Overview .....	2-1
2.2 Shared Memory .....	2-1
2.2.1 Dual Port Memory Controller .....	2-1
2.2.2 Control/Status Registers (CSRs) .....	2-1
2.2.3 Virtual Paging .....	2-3
2.3 FIFO Buffers .....	2-3
2.3.1 Transmit FIFO.....	2-3
2.3.2 Transceiver FIFO .....	2-3
2.3.3 Interrupt FIFO .....	2-3
2.3.4 Receiver FIFO .....	2-3
2.4 Network Ring .....	2-3
2.4.1 Protocol .....	2-4
2.5 Auxiliary Control RAM (ACR).....	2-4
2.6 Interrupts.....	2-5
2.6.1 Network Interrupt WRITES.....	2-6
2.6.2 Selected Interrupt .....	2-6
2.6.3 Forced Interrupt.....	2-8
2.7 External Triggers .....	2-8
2.8 General Purpose Counter/Global Timer .....	2-8
2.9 LED Status Indicators.....	2-9
2.9.1 Network Access.....	2-9
2.9.2 Internal Access (EISA version C only) .....	2-9
2.10 Modes of Operation .....	2-9
2.10.1 Data Filter Mode .....	2-9
2.10.2 High Performance (HIPRO) Mode.....	2-10
2.10.3 Holdoff Mode.....	2-10
2.10.4 Loopback Modes .....	2-11
2.10.5 Write-Me-Last Mode.....	2-11

2.11 Options .....	2-12
2.11.1 Electronic Bypass Switch .....	2-12
2.11.2 Quad Switch .....	2-12
3.0 INSTALLATION .....	3-1
3.1 Installation Procedures .....	3-1
3.2 Unpack the Board .....	3-2
3.3 Visually Inspect the Board .....	3-2
3.3.1 EISA Host Card Description .....	3-2
3.3.2 Check SIMM Connections .....	3-5
3.3.3 Check Media Card Connection .....	3-5
3.4 Externally Configure the Board .....	3-6
3.4.1 Set/Verify SIMM Jumper (J2) .....	3-6
3.4.2 Set/Verify EEPROM WRITE (J303) .....	3-7
3.4.3 Set/Verify EEPROM READ (J304) .....	3-7
3.4.4 Set/Verify Ground Jumper (J3) .....	3-8
3.4.5 Set/Verify External Trigger Connections (Version C Only) .....	3-8
3.5 Install the Board .....	3-9
3.6 Cabling Options .....	3-9
3.6.1 Coaxial Cable Configuration .....	3-9
3.6.2 Fiber-optic Configuration .....	3-9
3.6.3 Fiber-optic cables .....	3-10
3.6.4 Fiber-optic Connection .....	3-11
3.6.5 Auxiliary Connection .....	3-12
3.7 Internal Configuration .....	3-13
3.7.1 EISA Configuration File .....	3-13
3.7.2 EISA Register Addressing .....	3-13
3.7.3 SCRAMNet+ EISA registers .....	3-14
3.7.4 SCRAMNet+ Control/Status Registers (CSR) .....	3-15
3.7.5 EEPROM Initialization .....	3-16
3.7.6 Node Identification .....	3-16
3.7.7 Network Time-out .....	3-17
3.7.8 Memory .....	3-17
3.8 Byte Swapping .....	3-18
3.9 Maintenance .....	3-18
3.10 Troubleshooting .....	3-19
3.10.1 Internal Access LED Indicators (EISA Version C Only) .....	3-19
3.10.2 Problem Determination .....	3-20
3.10.3 Customer Support .....	3-20
4.0 OPERATION .....	4-1
4.1 Introduction .....	4-1
4.2 Shared Memory .....	4-1
4.2.1 Virtual Paging .....	4-1
4.2.2 Memory Considerations .....	4-3
4.2.3 Control/Status Registers .....	4-3
4.3 Initialization .....	4-4
4.4 Basic Send/Receive Configuration .....	4-4
4.5 Network Ring .....	4-4
4.5.1 Message Contents .....	4-5
4.5.2 Protocol .....	4-5
4.5.3 Performance .....	4-7
4.5.4 Throughput .....	4-7
4.6 Auxiliary Control RAM .....	4-8
4.7 Interrupt Controls .....	4-9
4.7.1 Interrupt Options .....	4-9
4.8 Interrupt Conditions .....	4-10

4.8.1 Network Data WRITE .....	4-10
4.8.2 Network Error .....	4-14
4.8.3 Interrupt Handling .....	4-14
4.9 External Triggers .....	4-15
4.10 General Purpose Counter/Timer .....	4-16
4.10.1 Available Modes .....	4-16
4.10.2 Rollover/Reset .....	4-16
4.10.3 Presetting Values .....	4-17
4.11 Modes of Operation .....	4-17
4.11.1 Data Filter .....	4-17
4.11.2 HIPRO Mode .....	4-19
4.11.3 Loopback Modes .....	4-19
4.11.4 Holdoff Mode .....	4-25
4.11.5 Write-Me-Last Mode .....	4-27
4.12 Quad Switch .....	4-27
5.0 CSR DESCRIPTIONS .....	5-1
5.1 Description .....	5-1
6.0 PHYSICAL FEATURES .....	6-1
6.1 EISA Board Layout, Version B .....	6-1
6.1.1 SIMM (J2) .....	6-2
6.1.2 Ground (J3) .....	6-2
6.1.3 EEPROM WRITE (J303) .....	6-2
6.1.4 EEPROM READ (J304) .....	6-2
6.1.5 LED Status Indicator .....	6-2
6.1.6 Auxiliary Connection .....	6-2
6.1.7 Media Card .....	6-2
6.2 Part Number and Version .....	6-2
6.3 EISA Board Layout, Version C .....	6-3
6.3.1 Memory (J2) .....	6-4
6.3.2 Ground (J3) .....	6-4
6.3.3 External Trigger Connections (J4) .....	6-4
6.3.4 Media Card Connection (J302) .....	6-4
6.4 SIMMs .....	6-4
6.5 Part Number and Version .....	6-4
6.6 Troubleshooting LEDs .....	6-5

## APPENDICES

APPENDIX A. CSR SUMMARY .....	A-1
APPENDIX B. EISA CONTROL/STATUS REGISTERS .....	B-1
APPENDIX C. SPECIFICATIONS .....	C-1
APPENDIX D. CONFIGURATION AIDS .....	E-1
APPENDIX E. GLOSSARY .....	F-1

# FIGURES

Figure 1-1 EISA Board, Version C .....	1-2
Figure 2-2 Functional Diagram .....	2-2
Figure 2-3 ACR/Memory Access .....	2-5
Figure 2-4 Outgoing Interrupt .....	2-7
Figure 2-5 Incoming Interrupt .....	2-7
Figure 2-6 Node Inclusion and Isolation .....	2-12
Figure 3-7 SCRAMNet+ EISA, Version B Layout .....	3-3
Figure 3-8 SCRAMNet+ EISA, Version C Layout .....	3-4
Figure 3-9 Install SIMMs .....	3-5
Figure 3-10 Fiber-optic Media Card (Bottom view) .....	3-5
Figure 3-11 EISA, Version B SIMM Jumper (J2) .....	3-6
Figure 3-12 EISA, Version C SIMM Jumper (J2) .....	3-6
Figure 3-13 EISA, Version B EEPROM WRITE Jumper (J303) .....	3-7
Figure 3-14 EISA, Version C EEPROM WRITE Jumper (J303) .....	3-7
Figure 3-15 EISA, Version B EEPROM READ Jumper (J304) .....	3-7
Figure 3-16 EISA, Version C EEPROM READ Jumper (J304) .....	3-7
Figure 3-17 Ground Jumper (J3) .....	3-8
Figure 3-18 External Trigger Connections (J4) .....	3-8
Figure 3-19 Fiber-optic ST Connector .....	3-10
Figure 3-20 Fiber-optic Connections .....	3-11
Figure 3-21 Inserted State (Power On) .....	3-11
Figure 3-22 Bypass State (Power Off) .....	3-12
Figure 3-23 Auxiliary Connection .....	3-12
Figure 3-24 LED Indicators .....	3-19
Figure 4-1 Memory Sharing With Virtual Paging .....	4-2
Figure 4-2 Transmit Interrupt Logic .....	4-11
Figure 4-3 Receive Interrupt Logic .....	4-13
Figure 4-4 Data Filter Logic .....	4-18
Figure 4-5 Monitor and Bypass Mode .....	4-20
Figure 4-6 Wire Loopback Mode .....	4-21
Figure 4-7 Mechanical Switch Loopback Mode .....	4-22
Figure 4-8 Fiber-optic Loopback Mode .....	4-23
Figure 4-9 Insert Mode .....	4-25
Figure 4-10 Quad Switch .....	4-26
Figure 4-11 Interrupt Service Routine .....	4-28
Figure 6-1 EISA, Version B .....	6-1
Figure 6-2 EISA, Version C .....	6-3
Figure 6-3 LED Indicators .....	6-5



# TABLES

Table 3-1 Trigger Pin Connections and External Trigger Actions .....	3-8
Table 3-2 Auxiliary Connection Pinout .....	3-12
Table 3-3 EISA System I/O Address Map .....	3-13
Table 3-4 SCRAMNet+ EISA Registers .....	3-14
Table 3-5 SCRAMNet+ Control/Status Registers .....	3-15
Table 3-6 EEPROM Table .....	3-16
Table 3-7 EEPROM Default Values .....	3-16
Table 3-8 Big Endian - Little Endian Comparisons .....	3-18
Table 3-9 SCRAMNet+ EISA Byte Swapping Register (BSR) Options .....	3-18
Table 3-10 LED 1 and LED 2 Definitions .....	3-19
Table 4-11 SCRAMNet+ Message Contents .....	4-5
Table 4-12 ACR Functions .....	4-8
Table 4-13 Interrupt Controls .....	4-9
Table 4-14 Interrupt Error/Status Conditions .....	4-14
Table 4-15 General Purpose Counter/Timer Modes .....	4-16
Table 4-16 Data Filter Options .....	4-17
Table 4-17 Monitor and Bypass Mode States .....	4-20
Table 4-18 Wire Loopback Mode States .....	4-21
Table 4-19 Mechanical Switch Loopback Mode States .....	4-22
Table 4-20 Fiber-optic Loopback Mode States .....	4-23
Table 4-21 Node Insert Mode .....	4-24
Table 5-1 CSR0 - General SCRAMNet+ Enable and Reset .....	5-3
Table 5-2 CSR1 - SCRAMNet+ Error Indicators .....	5-6
Table 5-3 CSR2 - General SCRAMNet+ Control .....	5-8
Table 5-4 CSR3 - Number of Nodes and Node ID .....	5-10
Table 5-5 CSR4 - Interrupt FIFO Address (LSW) .....	5-10
Table 5-6 CSR5 - Interrupt FIFO Address (MSW) .....	5-10
Table 5-7 CSR6 - Reserved .....	5-11
Table 5-8 CSR7 - Reserved .....	5-11
Table 5-9 CSR8 - General SCRAMNet+ Extended Control Register .....	5-12
Table 5-10 CSR9 - SCRAMNet+ Interrupt On Error Mask .....	5-13
Table 5-11 CSR10 - Reserved .....	5-14
Table 5-12 CSR11 - Reserved .....	5-14
Table 5-13 CSR12 - SCRAMNet+ Virtual Paging Register .....	5-15
Table 5-14 CSR13 - SCRAMNet+ General Purpose Counter/Timer .....	5-16
Table 5-15 CSR14 - Reserved .....	5-17
Table 5-16 CSR15 - Reserved .....	5-17
Table 5-17 CSR16 - Reserved .....	5-17

*This page intentionally left blank*

# HOW TO USE THIS MANUAL

---

## 0.1 Scope

This document is a reference manual for the **SCRAMNet+** EISA interface board. This document provides a physical and functional description of the **SCRAMNet+** EISA board.

This information is intended for systems designers, engineers and network installation personnel. The reader should have at least a systems level understanding of general computer processing, of memory and hardware operation, and of the specific host processor.

## 0.2 Organization

This document is divided into six sections: Introduction, Description, Installation, Operation, Control/Status Register Description, and Physical Features.

- |                               |   |
|-------------------------------|---|
| <b>1.0 Introduction:</b>      | An overview of the <b>SCRAMNet+</b> EISA product and host interface compatibility.  |
| <b>2.0 Description:</b>       | A functional description of the <b>SCRAMNet+</b> network node.  |
| <b>3.0 Installation:</b>      | Procedures for unpacking, configuring and installing the <b>SCRAMNet+</b> EISA node board.  |
| <b>4.0 Operation:</b>         | A discussion of how the node works; including Control/Status registers, Shared Memory, Message Passing, Data Filtering, Interrupt Initialization and Handling, Auxiliary Control RAM, and other features. |
| <b>5.0 CSR Description:</b>   | A detailed explanation of all the Control/Status Registers.   |
| <b>6.0 Physical Features:</b> | A description of the physical features of the <b>SCRAMNet+</b> EISA board.  |

## 0.3 Appendices

- |                                   |   |
|-----------------------------------|---|
| <b>A - CSR Summary:</b>           | A quick reference summary of the <b>SCRAMNet+</b> Control/Status Registers by bit, function and name.                                       |
| <b>B - EISA CSR Summary:</b>      | A summary of the EISA Control/Status Registers by bit, function and name.   |
| <b>C - Specification Summary:</b> | General board specifications, Bus Voltage Specification, part number breakdown, board dimensions, Fiber Optic Bypass Switch specifications. |
| <b>D - Configuration Aids:</b>    | A detailed explanation of the <b>SCRAMNet+</b> Control/Status Registers, EISA Control Registers, and a sample EISA Configuration File.      |
| <b>E - Glossary:</b>              | A glossary of words, phrases and terms used in the reference manual.  |

## 0.4 Related Documentation

*SCRAMNet Network Programmer's Reference Guide* (Doc. Nr. D-T-MR-PROGREF)—A collection of routines to assist SCRAMNet users with application development.

*SCRAMNet+ Network Software Installation Manual for EISA Using MS-DOS* (Doc. C-T-MI-MDXEXEC)

*SCRAMNet Network Media User's Guide* (Doc. Nr. D-T-MU-MEDIA)—A description of network cabling hardware assessories for the **SCRAMNet+** Network.

*SCRAMNet Network Utilities User Manual* (Doc. C-T-MU-UTIL)—A user's manual for the **SCRAMNet Classic**, **SCRAMNet-LX**, and **SCRAMNet+** hardware diagnostic software, **SCRAMNet+** EEPROM initialization software, and the **SCRAMNet** Network Monitor.

# 1.0 INTRODUCTION

## 1.1 Overview

**SCRAMNet+** (Shared Common Random Access Memory Network) is a communications network geared toward real-time applications, and based on a replicated, shared-memory concept.

The **SCRAMNet+** interface node board is backwards-compatible with the original **SCRAMNet** Classic product with the exception of the GOLD Ring communication protocol.

The **SCRAMNet+** EISA board requires a single slot in the computer chassis.



**CAUTION:** Check with the host computer manufacturer to find out which slots are available for third party EISA memory cards before installing the **SCRAMNet+** Network board into any system. Installing any type of EISA card in a non-standard EISA slot **may result in serious damage** to the host machine




**NOTE:** The **SCRAMNet** Network EISA product is not supported in COMPAQ systems..

The **SCRAMNet+** board base address for Control/Status Registers is defined in the EISA Configuration file. The 4 KB or 128 KB on-board shared memory can be upgraded to 512 KB, 1 MB, 2 MB, 4 MB or 8 MB random access memory (RAM). Installing any memory upgrade overrides the on-board memory.

## 1.2 Network Features

- A ring topology with 150 Mbit/s line transmission rate.
- A “Data Filter” that allows only data stored in shared memory that has changed to be passed to the network for communications to the other nodes.
- Field Upgrade Memory Options up to 8 MB of replicated, shared memory for each node processor.
- BURST Mode protocol (Error Correction Disabled) with fixed-length message packets of 82 bits.
- BURST PLUS Mode communication based on variable-length message packet to a maximum of either 256 bytes or 1024 bytes.
- PLATINUM Mode protocol (error correction enabled) with fixed-length message packets of 82 bits.
- PLATINUM PLUS Mode communication based on variable-length message packet to a maximum of either 256 bytes or 1024 bytes.
- 256 node capacity on each ring.
- No operating or system software required to support network protocol.
- No network-dependent application software required.



**Figure 1-1 EISA Board, Version C**

### **1.3 Options**

- Optional paired-fiber-optic or coax transmission media
- Fiber Optic Bypass Switch for ring continuity when node power is off.
- Quad Switch—A switching control device that controls up to four nodes or sub-rings, eliminates the need for a separate Fiber Optic Bypass Switch, and functions as a repeater.

### **1.4 Features**

- Custom SIMM memory upgrade option.
- General-purpose Counter.
- Error Interrupt Mask.
- Dynamic shared-memory addressing.
- Virtual paging for shared memory (CSR selectable).
- Variable-length message packet capability.
- Dual-port memory.
- Dual memory and error interrupt.
- Single-Slot Solution.

### **1.5 EISA Specification Level**

The **SCRAMNet+** EISA board was designed in accordance with the EISA specification Version 3.11.

### **1.6 Hardware**

- 32-bit EISA compliant.
- Supports bus level interrupts IRQ 10, 11, 12, 15.
- Maximum bus clock speed is 8.33 MHz.
- Less than 1.5 amps @ 5 volts only.
- Single-slot connection.

## 1.7 PC Software

The objective of the software effort for the PC-Clone platforms, is to provide one software package that is adaptable to all of the environment combinations described below:

- ISA Bus
  - **SCRAMNet Classic/SCRAMNet-LX/SCRAMNet+**
  - 16 bit Address Bus, 16 MB Maximum Address
- EISA Bus
  - **SCRAMNet Classic/SCRAMNet-LX/SCRAMNet+**
  - 32 bit Address Bus, 4 GB Maximum Address

Since the **SCRAMNet** hardware is only accessible beyond the 1 MB boundary in a PC, this requires a DOS-Extender in addition to the compiler. A DOS-Extender is a package that allows an application program to put the 386/486 CPU into Protected Mode, which allows access to the address space beyond 1 MB. The current compiler supporting the **SCRAMNet** software is the Intel Code Builder Kit, which incorporates a Compiler and a DOS-Extender in one package.

The **SCRAMNet+** Diagnostic software executable is 386/486 compatible. It requires 2 MB of system memory (excluding **SCRAMNet+** memory), and runs under MS-DOS 3.3 and above; and all 386 DPMI level .9 compliant host memory managers, including the 386 enhanced mode of Microsoft Windows 3.1.

The **SCRAMNet+** Software Library is available at additional cost.

Shared memory exists in the PC host compatible as EXTENDED Memory, and must be accessed via Protected Mode.

## 1.8 Compatibility

**SCRAMNet+** Diagnostic source code and the Software Library are compatible with the following:

- Intel Code Builder Support
  - allows access up to 4 GB
  - DISCONTINUED Product
- Microsoft 16-bit Compilers (C/C++ 7.0 and Visual C++ 1.5)
  - with PharLap 286 DOS-Extender
  - allows access up to 16 MB

Future releases to be announced will include:

- Microsoft 32-bit Compiler (Visual C++ 32-Bit Edition)
  - with PharLap 386 DOS -Extender (TNT 6.1)
  - allows access up to 4 GB
- Borland 16-bit and 32-bit (C/C++ 4.0 for DOS, Windows and Windows N/T)
  - with PharLap 286 DOS-Extender
  - allows access up to 16 MB
  - with PharLap 386 DOS-Extender (TNT 6.1)
  - allows access up to 4 GB

## 1.9 EISA Configuration File

The EISA bus uses a configuration file supplied by the hardware manufacturer. This file identifies the product and the current EISA slot it is occupying. The **SCRAMNet+** Network EISA product identifier is “SCR” and has been registered with BCPR Services, Inc. Appendix D contains the **SCRAMNet+** Network EISA configuration file listing.

## 1.10 Utility Software

### SCRAMNET DIAGNOSTICS

The **SCRAMNet** Network Hardware Diagnostics are designed to test the functionality of the hardware. This suite of tests will detect whether it is testing a **SCRAMNet** Classic board or a **SCRAMNet-LX/SCRAMNet+** board, and adjust the test menus accordingly.

### EEPROM INITIALIZATION (EPI)

The EEPROM Initialization program is a **SCRAMNet+** utility used to simplify configuration of the network node. The EPI program will store a start-up configuration in the serial EEPROM which can initialize the node on power up. This initialization program can be run when the board is installed to set the desired power-up state of the **SCRAMNet+** node. EPI is completely menu driven and contains a context-sensitive help feature.

### SCRAMNET MONITOR

The **SCRAMNet** Monitor allows viewing and editing of memory and CSR locations on the **SCRAMNet** node. This utility is useful during software development to verify that the correct values are being written to **SCRAMNet** memory and CSRs.

## 1.11 Reliability

SYSTRAN Corporate policy is to provide the highest quality products in support of customer's needs. In addition to the physical product, the company provides documentation, sales and marketing support, hardware and software technical support, and timely product delivery. The SYSTRAN commitment to quality begins with product concept, and continues after receipt of the purchased product.

SYSTRAN has developed a Quality System which conforms to the ISO 9001 international standard for quality systems. ISO 9001 is the model for quality assurance in design, development, production, installation and servicing. The ISO 9001 standard is the most comprehensive of the conformance standards, in that it addresses all 20 clauses of the ISO quality system requirements.

SYSTRAN's Quality System addresses the following basic quality objectives:

- Achieve, maintain and continually improve the quality of SYSTRAN products.
- Improve the quality of its own operations to meet the needs of SYSTRAN customers and stakeholders.
- Provide confidence internally that quality is being fulfilled, maintained and improved.
- Provide confidence to the customer and other stakeholders that requirements for quality will be achieved in the delivered product.

SYSTRAN's Quality System was assessed by BSI QA, which is the certification division of British Standards Institution, the largest and most respected standardization authority in the world. SYSTRAN's Quality System was found to meet or exceed the international



standards in all areas, and Certificate of Registration number FM 31468 was issued to SYSTRAN on May 16, 1995.

The scope of SYSTRAN's registration is: "Design, manufacture and service of high technology hardware and software computer communications products." The registration is maintained under BSI QA's program of continuing assessment, under which an audit of the quality system is performed by BSI QA every six months.

An integral part of SYSTRAN quality and reliability goals is customer feedback. Customers are encouraged to contact the factory with any questions or suggestions regarding unique quality requirements, or to obtain additional information about our programs. SYSTRAN's commitment to customers includes, but is not limited to:

- Professional and quick response to customer problems utilizing SYSTRAN's extensive resources.
- Incorporation of established procedures for product design, test, and production operations, with documented milestones. Procedures are constantly reviewed and improved, ensuring the highest possible quality.

## 1.12 Technical Support

Technical documentation provided with the product discusses the technology, its performance characteristics, and some typical applications. It includes comprehensive support information, designed to answer any technical questions that might arise concerning the use of this product. SYSTRAN also publishes technical briefs and application notes that cover a wide assortment of topics. The applications selected are derived from real scenarios, but do not cover all possible circumstances.

Direct questions not satisfactorily answered by this document, or concerns about the functional-fit of this product for your particular application, or programming questions, to the factory at **(937)252-5601**, or send an e-mail message to **support@systran.com** for additional assistance. Our goal is to help solve your problem.

## 1.13 Ordering Process

To learn more about SYSTRAN products or to place an order, the following contacts are available:

- Phone: **(937) 252-5601**
- Fax: **(937) 258-2729**
- E-mail address: **info@systran.com**
- World Wide Web address: **http://www.systran.com**

*This page intentionally left blank*

## 2.0 DESCRIPTION

---

### 2.1 Overview

The **SCRAMNet+** Network is a real-time communications network, based on a replicated, shared-memory concept. Each host processor on the network has access to its own local copy of shared memory that is updated over a high-speed, serial-ring network. The network is optimized for the high-speed transfer of data among multiple, real-time computers that are all solving portions of the same real-time problem. The **SCRAMNet+** node board can automatically filter out redundant data.

### 2.2 Shared Memory

In its simplest form, the **SCRAMNet+** Network system is designed to appear as general-purpose memory. The use of this memory depends only on the conventions and limitations imposed by the specific host computer system and operating system. On most processors, this means that the application program can use this memory in basically the same way as any other data-storage area of memory. The memory cannot be used as instruction space.

The major difference between **SCRAMNet+** memory and system memory is that any data written into **SCRAMNet+** memory is automatically sent to the same **SCRAMNet+** memory location in all nodes on the network. This is why it is also referred to as replicated shared memory. A good analogy is the COMMON AREA used by the FORTRAN programming language. Where the COMMON AREA makes variables available to subroutines of a program, **SCRAMNet+** makes variables available to processors of a network.

The **SCRAMNet+** memory size can range from either 4 KB or 128 KB on-board memory to 8 MB of expansion memory. Available options include: 512 KB, 1 MB, 2 MB, 4 MB and 8 MB. A software driver is usually not required except for interrupt handling. When a host computer WRITES to the shared memory, the proper handshaking logic is supplied by the **SCRAMNet+** node host adapter. The shared memory behaves somewhat like resident or local memory.

#### 2.2.1 Dual Port Memory Controller

The Dual Port Memory Controller (see Figure 2-1) allows the host to READ from or WRITE to shared memory with a simultaneous network WRITE to shared memory. Unless an interrupt has been authorized for that memory address, the host is not aware the network is writing to shared memory. This is why caching must be disabled for **SCRAMNet** memory. If an interrupt has been authorized, the interrupt will then be sent to the host processor.

#### 2.2.2 Control/Status Registers (CSRs)

The operation of the **SCRAMNet+** board is controlled by Input/Output (I/O) CSRs. In most cases, the mode of operation is set during initialization and remains unchanged during run time. The CSRs are described in detail in Section 5.0 CSR DESCRIPTIONS.




Figure 2-2 Functional Diagram

### 2.2.3 Virtual Paging

All **SCRAMNet+** nodes use the same 8 MB shared memory map. This feature permits different **SCRAMNet+** boards with 4 MB of shared memory or less to be paged into different sections of the 8 MB memory map. A board with a 4 MB or smaller memory may be located on any shared-memory address boundary that is an even multiple of itself (e.g. 2 MB can page to 0, 2, 4 or 6 MB address).

## 2.3 FIFO Buffers

The **SCRAMNet+** board contains various FIFO buffers used for temporarily storing information during normal send and receive operation of the node. Refer to Figure 2-2.

### 2.3.1 Transmit FIFO

The Transmit FIFO is a message holding area for native messages waiting to be transmitted. Each host write to **SCRAMNet+** memory may constitute a WRITE to the Transmit FIFO. (Data Filtering and HIPRO features may interfere with this.) Each WRITE to the Transmit FIFO contains 21 bits of address (A22-A2), 32 bits of data, and one bit of interrupt information. The Transmit FIFO can hold up to 1024 writes before becoming full.

When the Transmit FIFO reaches a FULL condition (CSR1[0] ON), one more host WRITE could cause a message to be lost. To prevent this, the CSR-controllable, built-in **SCRAMNet+** feature called Holdoff Mode extends the computer WRITE cycle until the Transmit FIFO is able to empty at least one message.

### 2.3.2 Transceiver FIFO

This buffer is used to receive foreign messages from the network, and send them on, or to hold received foreign messages while inserting a native message from the host onto the network.

Each node is responsible for receiving foreign messages, writing them to its copy of shared memory, and re-transmitting the message to the next node.

### 2.3.3 Interrupt FIFO

The Interrupt FIFO contains a 21-bit address (A22 - A2) and a retry status bit for each shared-memory-based interrupt received. The Interrupt FIFO can hold 1024 interrupt addresses. This FIFO can be read using CSR4 and CSR5.

### 2.3.4 Receiver FIFO

The Receiver FIFO is designed as a temporary holding place for incoming foreign messages while the shared memory is busy servicing a host request. This FIFO is three messages deep, and is designed so it can never be overrun. Each item in the Receiver FIFO contains 21 bits of address (A22 - A2), 32 bits of data, and one incoming interrupt bit. When the messages are 1024 bytes, the initial header information data stays in the FIFO, the subsequent 4 bytes of data are loaded in, and the address is incremented by four.

## 2.4 Network Ring

The **SCRAMNet+** Network is a ring topology network. Data is transmitted at a rate of 150 Mbits/s over dual fiber-optic cables. The two lines together produce the incoming data clock. Due to the network speed and message packet size, the network can

accommodate over 1,800,000 message packets passing by each node every second. There is an approximate 247 ns (minimum) delay at each node as the message packet works its way around the ring. The maximum delay depends on the selection of fixed or variable-length message packets. A fixed-length message packet has a maximum delay of 800 ns, a 256-byte variable-length message packet is 16.2  $\mu$ s, and a 1024-byte variable-length message packet is 62  $\mu$ s. Delay can be imposed when a node must complete the transmission of a native message packet before retransmitting a foreign message packet. A **SCRAMNet+** Network can accommodate up to 256 nodes per network ring.

### 2.4.1 Protocol

The protocol is a register-insertion methodology and is **NOT** a token ring. Depending on the protocol selected, all message packets are the same size or are variable (as in the PLUS modes), and multiple nodes can transmit data simultaneously. There is no master node, and all nodes have equal priority for network bandwidth. The message protocol is designed specifically for real-time applications where data must be passed very rapidly. When the node operates in BURST or BURST PLUS mode, the node will never re-transmit its own messages for error correction. When operating in PLATINUM or PLATINUM PLUS mode, error detection is enabled, and re-transmission can occur.

#### **BURST MODE**

BURST mode is an open-loop, non-error-corrected communication mode. This mode allows multiple 82-bit messages (46-bit header plus 32-bite data and four parity bits) per node on the ring at a time. The limited message packet length enhances the data-latency characteristics of the network by providing the shortest possible media-access delay. The messages are transmitted as fast as the system will allow.

#### **PLATINUM MODE**


PLATINUM mode is BURST mode with error correction enabled. The messages are transmitted as fast as the system will allow, but error checking is used to detect and re-transmit corrupted packets.

#### **PLUS MODES**

The PLUS mode protocol enhancement can increase the maximum network throughput from 6.5 MB/sec to approximately 15.2 to 16.7 MB/sec by the use of variable-length message packets. Each **SCRAMNet+** message packet has a 46-bit header plus the data. The user-selectable maximum packet size increases the data size from the normal 32 bits to either 256 or 1024 bytes of data. Data must be written to sequential longword addresses.

## 2.5 Auxiliary Control RAM (ACR)

The Auxiliary Control RAM (ACR) provides a method of external triggering and interrupt control by offering a choice of four actions to occur when a particular **SCRAMNet+** shared-memory address is written into. Each shared-memory location has its own action or set of actions associated with it.



**Figure 2-3 ACR/Memory Access**

In Figure 2-3, host CPU READ/WRITE operations are channeled to either **SCRAMNet+** memory or to the ACR. The ACR is a physically separate memory from the shared memory. Channeling is based on a user-controlled switch setting and may be toggled to the desired position by writing to a bit in the **SCRAMNet+** CSR. When access to the ACR is enabled, shared memory is not accessible by the host and the ACR byte is **viewed** as the least significant byte (LSB) of every shared-memory four-byte address. The ACR bits define what external trigger and/or interrupt action(s) are to be taken whenever writing to any byte of the **SCRAMNet+** shared memory 4-byte word.

Only five bits of the ACR are associated with every four-byte word of shared memory (on even four-byte boundaries). The other 27 bits of the ACR are phantom bits and do not physically exist.

## 2.6 Interrupts

**SCRAMNet+** allows a node processor to receive interrupts from and transmit interrupts to any node on the network, including the originating node, provided the receiving node is set up to receive an interrupt message. Interrupts can be generated under two different conditions:

- **SCRAMNet+** Network data WRITES to shared memory; and
- **SCRAMNet+** network errors detected on the local node.

**SCRAMNet+** interrupts usually require a device driver to interface with the node processor. The driver is required primarily to permit the host processor to handle interrupts from the **SCRAMNet+** device.

## 2.6.1 Network Interrupt WRITES

### FOREIGN MESSAGE

The node can receive a message from another node with the interrupt bit set. If Receive Interrupt Enable ACR[0] and Interrupt Mask Match Enable CSR0[5] are enabled, the data is written to shared memory and the address is placed on the Interrupt FIFO.

### NATIVE MESSAGE

If the message received was originated by the node, and Write Own Slot Enable CSR2[9] and Enable Interrupt on Own Slot CSR2[10] are enabled, the host has authorized a Self-Interrupt. The data is written to shared memory and the address is placed on the Interrupt FIFO.

Network Interrupt WRITES can be accomplished by two methods:

- **Selected.** Data WRITES to selected shared memory locations from the network.
- **Forced.** Any data WRITES to any shared memory from the network.

In either case, the node can be configured to WRITE to itself. This condition is called “Self Interrupt” .

## 2.6.2 Selected Interrupt

The selected-interrupt method requires choosing **SCRAMNet+** shared-memory locations on each node to receive and/or to transmit interrupts. These shared-memory locations may also be used to generate signals to external triggers. The procedure for selecting shared-memory locations for interrupts and/or external triggers is explained in the paragraph on the Auxiliary Control RAM, paragraph 2.5.

### OUTGOING INTERRUPT

The Outgoing Interrupt is described in Figure 2-4. If both Transmit Interrupt Enable ACR[1] and Network Interrupt Enable CSR0[8] are set, and a data item is transmitted to any of the selected-interrupt memory locations, then an interrupt message is sent out on the network. This message will generate interrupts to any processors on the network that have that same shared-memory location selected to receive interrupts.

### INCOMING INTERRUPT

Figure 2-5 demonstrates the process of receiving a message with the interrupt bit set. The data is written to shared memory and the address is placed in CSR5 and CSR4 to await being sent to the host. If the Receive Interrupt Enable ACR[0], Host Interrupt Enable CSR0[3], and the Interrupt Memory Mask Match Enable CSR[5] are set, and network interrupt data is received for any one of the selected interrupt memory locations, the following occurs:

- the data is stored in that location
- the **SCRAMNet+** address of the memory location is placed on the Interrupt FIFO queue
- an interrupt is sent to the processor.






Figure 2-4 Outgoing Interrupt




Figure 2-5 Incoming Interrupt

## NETWORK ERRORS

The Interrupt on (Network) Errors mode is enabled by setting CSR0[7] ON. Network errors are defined in CSR1 according to an interrupt mask set in CSR9. When an incoming foreign message generates an interrupt, there is no way to mask the interrupt according to the content of the message. However, specific error conditions may be identified.

Error conditions are listed in CSR1 and may be masked by setting the corresponding bit in CSR9. If the Mask bits in CSR9 are all set to '1', any error will generate an interrupt. Otherwise, only errors with a '1' in the appropriate Mask bit will generate an interrupt.

A Network Interrupt vector may be placed in CSR7 to identify a Network Error Interrupt Service Routine.

### 2.6.3 Forced Interrupt

The forced-interrupt method works the same as for selected interrupt except for the choice of interrupt locations. All shared-memory locations are automatically set up to receive and/or transmit interrupts depending upon the ACR override conditions set in CSR0[6] and/or CSR0[9].

When Override Receive Interrupt Enable CSR0[6] is set, an interrupt will be sent to the host by any network interrupt data message, regardless of the status of the ACR Receive Interrupt bit.

When Override Transmit Interrupt Enable CSR0[9] is set, an interrupt will be sent out on the network regardless of the status of the ACR Transmit Interrupt bit.

A third condition, Receive Interrupt Override CSR8[10], is used to designate all incoming network traffic as interrupt messages. The network message interrupt bit does not need to be set.

## 2.7 External Triggers

### EISA VERSION B

External triggers require additional hardware. Procedures for implementation are not covered in this manual.

### EISA VERSION C

Two external triggers are supported by EISA, Version C. The external triggers will occur only if the ACR has been configured to enable them. Triggers 1 and 2 are generated by SCRAMNet+ shared-memory access. Both triggers generate a 26.64 ns TTL level compatible, non-terminated, output.

- **Trigger 1** - Host Read/Write (ACR[2] enables)
- **Trigger 2** - Network Write (ACR[3] enables)

## 2.8 General Purpose Counter/Global Timer

The General Purpose Counter/Timer has six modes of operation controlled by CSR8 and CSR9, the output from the General Purpose Counter/Timer is stored in CSR13. Counter modes can count errors, external trigger events, or network messages. A high-resolution timer mode can run free or measure the ring time with a 26.66 ns resolution.

The global timer mode clocks with a resolution of 1.706  $\mu$ s and resets on an external trigger event. (See 2.7: External Triggers). A specific shared-memory location may be identified with External Trigger 2 ACR[3] so that a memory WRITE from a single node on the network can simultaneously reset all the global timers in the ring.

If the Trigger 2 event is the frame counter, the timers in the ring effectively become synchronized sub-frame timers, which can then be used to tag time-critical data or to measure and compare the completion time of various tasks within a distributed real-time system.

## 2.9 LED Status Indicators

### 2.9.1 Network Access

#### INSERT LED

The green Insert LED is ON when the node is Inserted into the **SCRAMNet+** Network ring.

#### CARRIER DETECT LED

The green Carrier Detect LED is ON when there is a valid pair of transmit lights from the previous **SCRAMNet+** node into this node's receiver pair. Assuming at least one node is inserted in the ring, if the fiber-optic cables are connected and the Carrier Detect LED is OFF, then the ring integrity is NOT valid. This condition indicates improper fiber-optic cabling or problems with the down-line node's transmitter(s).

### 2.9.2 Internal Access (EISA version C only)

A set of eight bi-color LED indicators are available for troubleshooting and fine tuning of the node. Since there are no remote sensors, the chassis must be open to observe the LEDs.

Four "HOST" LEDs indicate READ and WRITE transactions to shared memory or to control/status registers, an indicator to show receipt of a host acknowledgment, and indication of a memory or CSR interrupt.

Four "NETWORK" LEDs show message waiting; and receipt of an error, a foreign message, or a native message.

## 2.10 Modes of Operation

### 2.10.1 Data Filter Mode

When **SCRAMNet+** Data Filtering is enabled, only those WRITES to **SCRAMNet+** memory that produce a data change are transmitted to the network.

#### EXAMPLE

If location 1000 in **SCRAMNet+** memory contains the value '20' and the host processor WRITES the value '20' to location 1000, then no network traffic will be generated. However, if any other value is written to location 1000, then the new value will be passed around the network to update the other **SCRAMNet+** node memories.

When a WRITE is received from the host, a comparison is made to the old data at that address to see if there was a change before writing to shared memory. If the data has changed, then it is written to shared memory, and is also transmitted onto the network. This entire process is completed within the host memory standard bus WRITE cycle.

Data filtering is a powerful communications compression technique for cyclical applications. This technique has been shown to significantly reduce the network traffic and therefore increase the effective throughput on the network.

### 2.10.2 High Performance (HIPRO) Mode

HIPRO provides an efficient means to transmit 8-bit and 16-bit data transactions as one 32-bit network WRITE. It also provides a means of keeping 32-bit data from becoming fractured.

#### EXAMPLE #1

A floating point length numeric sent in 8-bit or 16-bit pieces may not be accurately re-assembled at the destination.

#### EXAMPLE #2:

The receiving node may otherwise try to use part or half of such a value before the entire 32 bits is received.

#### HIPRO WRITE

The **SCRAMNet+** network message is based on 32-bit longword data. This means if any 8-bit field of the 32-bit buffer is changed, the entire 32-bit message is transmitted. If a host is limited to only 8-bit or 16-bit databus transactions the network throughput is quartered or halved, respectively.

HIPRO mode permits a 32-bit location to be set up in shared memory such that any initial WRITE smaller than 32 bits to that location will not automatically go onto the network. The 32-bit WRITE to the network will only occur when all four bytes within the 32-bit location have been written through subsequent WRITES by the host CPU. This can be accomplished by four consecutive 8-bit or two consecutive 16-bit WRITES to the **SCRAMNet** memory.

### 2.10.3 Holdoff Mode

It is possible that the Transmit FIFO can become full when the host is writing to the **SCRAMNet+** interface faster than the network can absorb the data.

In Holdoff mode, the host WRITE cycle is automatically extended until the **SCRAMNet+** Transmit FIFO buffer transmits at least one message. This prevents the loss of data and is transparent to the user.



**NOTE:** Due to limitations of the EISA bus it is not desirable or effective to have the WRITE cycle lengthened to match network throughput. Therefore, disable Holdoff mode by setting CSR8[1] ON. Transmit FIFO ☐ Full CSR1[2] can then be used to control the data flow via software control.

## 2.10.4 Loopback Modes

Loopback mode is used for testing, and for routing data, which would normally be transmitted onto the network back into the node. This mode is used to check performance internally (Wire Loopback) at the Media Card (Mechanical Switch Loopback) and Transmit/ Receive (Fiber-optic Loopback).

### WIRE LOOPBACK MODE

The Wire Loopback mode needs no manual external modifications to work. Wire Loopback is enabled by setting CSR2[7] ON. This mode checks the on-board circuitry for continuity.



**NOTE:** If a node is inserted into the network while in wire loopback mode, it will create a break in the network ring, making all nodes down-line unreachable.

### MECHANICAL SWITCH (MEDIA CARD) LOOPBACK MODE

Mechanical Switch (Media Card) Loopback mode is enabled by setting Mechanical Switch Override CSR8[11] to OFF. This test is used to check the circuitry onto the Media Card but excludes the fiber-optic circuitry. In this test the signal does not leave the Media Card.

### FIBER-OPTIC LOOPBACK MODE

The Fiber-optic Loopback mode must have the optional Fiber Optic Bypass Switch connected, Disable Fiber Optics Loopback CSR2[6] set to OFF (power up default), and Insert Node CSR0[15] enabled to be valid. When the Fiber-optic Loopback mode is in effect, the output of the transmitter is connected by fiber optics directly to the input of the receiver, and the receiver is disconnected from the network.

The optional Fiber Optic Bypass Switch must be installed for this loopback to work. However, in the absence of the Fiber Optic Bypass Switch, fiber-optic cables could be run from the node's transmitter output connectors to the receiver input connectors. This configuration, with Insert Node enabled, would constitute a Fiber-optic Loopback mode for stand-alone testing. Set CSR2[6] ON to disable the Fiber-optic Loopback mode when the node is in use as a part of the network. This configuration is not a substitute for the Fiber Optic Bypass Switch for network operation.

## 2.10.5 Write-Me-Last Mode

The Write-Me-Last mode of operation allows the originating node to be the last node in the ring to have the data deposited to its memory. This can be useful for synchronization. This means that when the host performs a WRITE to the **SCRAMNet+** shared memory, this data is not immediately written to the host node's memory, but is first sent to the other nodes on the network. When the message returns to the originating node it is written to shared memory, and is then removed from the network ring.

Therefore, host-originated data written to shared memory travels the ring updating the **SCRAMNet+** node memories on the ring and, upon returning to the originating node, that node WRITES the data to its own shared memory as the last node on the ring. This guarantees that the data is available on all other nodes.

## 2.11 Options

### 2.11.1 Electronic Bypass Switch


The Electronic Bypass Switch exists on some Media Cards. This switch allows for fast bypass on power-fail conditions. The electronic switch operates in the low nanosecond range compared to a 20 millisecond time for a typical mechanical switch.

In case of node power failure, the electronic switch restores the network so quickly that only one or two messages will have to be retransmitted, whereas a mechanical switch could cost an excessive amount of transmission time re-sending perhaps thousands of messages.

### 2.11.2 Quad Switch

The **SCRAMNet** Quad Switch is designed to provide configuration control over the network topology and computing resources. The Quad Switch allows local clusters of up to four **SCRAMNet** nodes to be switched in or out of a primary **SCRAMNet** ring, independently and dynamically (Figure 2-6). It also allows sharing of a critical real-time resource between multiple systems.

The Quad Switch performs other useful functions such as optical bypassing, fiber-optic repeating to gain transmission length beyond the **SCRAMNet** node's transmission power limit, and to act as a media converter.



**Figure 2-6 Node Inclusion and Isolation**

The electronic bypass switching action is very fast, introducing a total network disruption of about one microsecond. This is over 10,000 times faster than mechanical optical bypass switches, and permits ring re-configuration to be performed in real-time with minimal impact on the system.

As a repeater, each Quad Switch port converts optical signals to electrical signals. These signals are re-synchronized and re-transmitted. This allows each connection to the Quad Switch to be the maximum length for the type of media selected.

The Quad Switch can also perform media conversion. Since each port has a Media Card just like a **SCRAMNet** node, each port can be configured to handle coaxial, standard link or long link fiber. This allows a signal to arrive on one media type, and go out on another.

Visually, LED's signify the state of node inclusion in the ring and if carrier is detected. If carrier is not detected, the port is put into Isolate state and the port is bypassed thereby retaining ring integrity. The auxiliary connector and the associated control cable links the port to the node to allow the application running the node to switch the Quad Switch in and out of Include or Isolate state. A manual Include/Isolate switch is used to guarantee that a node is isolated or that it can be included. A serial port interface is used to send message packets to the Quad Switch to perform control functions or to obtain switch status remotely via the RS-232 or RS-422/485 connection. Two mechanical rotary switches set the serial interface address.

*This page intentionally left blank*



## 3.0 INSTALLATION

---

### 3.1 Installation Procedures

Installation of the EISA board includes the following:

- Unpack the board
- Visually inspect the board
- Check SIMM connection
- Check Media Card connection
- Externally configure the board
- Set/verify EEPROM WRITE jumper (J303)
- Set/verify EEPROM READ jumper (J304)
- Set/verify SIMM jumper (J2)
- Set/verify Ground jumper (J3)
- Set/verify External Trigger Connections (EISA, Version C only)
- Install the board
- Select Cabling Options
- Install Fiber Optic Bypass Switch (optional)
- Internally Configure the board
- Modify EISA Configuration File
- Map EISA Register Addressing
- Set up SCRAMNet+ EISA Registers
- Set up SCRAMNet+ Control/Status Registers
- Initialize EEPROM
- Set Node Identification – CSR3[15:8]
- Set Network Time-out – CSR5
- Set Memory Base Address – CSR10[15:12] and CSR11[15:0]
- Enable Shared Memory – CSR10[0]
- Resolve Byte Swapping considerations

## 3.2 Unpack the Board

Perform the following steps:

- The EISA host card is wrapped in an anti-static bag and encased in anti-static foam.



**CAUTION:** Use an anti-static mat connected to a wristband when handling or installing the **SCRAMNet+** board.

- Remove the EISA anti-static bag from the carton.
- Open the anti-static bag and remove the EISA host card.

Save the shipping material in case the **SCRAMNet+** board needs to be returned.

The optional fiber-optic cables and Fiber Optic Bypass Switch are shipped in separate cartons.

## 3.3 Visually Inspect the Board

Check the board for any damage that may have occurred during shipping. In the event that any shipping damage has occurred, call SYSTRAN Technical Support at (937) 252-5601.

The board is version B if the part number ends with B1, B2, etc. It is a version C if the part number ends with C1, C2, etc.

### 3.3.1 EISA Host Card Description

Look at the part number on the board to determine if it is a version B or C.

Figure 3-7 represents a diagram of the **SCRAMNet+** EISA, Version B Host Card layout.

Figure 3-8 represents a diagram of the **SCRAMNet+** EISA, Version C Host Card layout.

Edge connectors go into the EISA bus.




Figure 3-7 SCRAMNet+ EISA, Version B Layout





Figure 3-8 SCRAMNet+ EISA, Version C Layout

### 3.3.2 Check SIMM Connections



**Figure 3-9 Install SIMMs**

To install SIMMs, set the SIMM in the slot and gently press back and down until the clips snap into place as shown in Figure 3-9


To remove the SIMM's, push the clips gently to the outside with each thumb while gently pulling the SIMM toward you with your index fingers.

The SIMMs are proprietary and must be ordered from SYSTRAN. In the case where no SIMMs are installed, shared memory defaults to the on-board memory. If SIMMs are to be installed, these are the following options:

- Low density, 512 KB SIMMs    1 = 512 KB (SIMM 1)  
    2 = 1 MB (SIMM 1 and 2)  
    4 = 2 MB (SIMMs 1 through 4)
- High density, 2 MB SIMMs    1 = 2 MB (SIMM 1)  
    2 = 4 MB (SIMM 1 and 2)  
    4 = 8 MB (SIMMs 1 through 4)

SIMMs must all be either low density or high density; they cannot be mixed.

### 3.3.3 Check Media Card Connection



**Figure 3-10 Fiber-optic Media Card (Bottom view)**

The Media Card can have either coaxial or fiber-optic connectors. Figure 3-10 shows the fiber-optic media card. The **SCRAMNet+** EISA board will support either option. The type of Media Card installed will be dictated by the network configuration. There are two receive connections (Rx<sub>1</sub> and Rx<sub>2</sub>) and two transmit connections (Tx<sub>1</sub> and Tx<sub>2</sub>).

This fiber-optic card has two power options; host power and standby or battery power. Jumper J2 in Figure 3-10 controls the power options. Pins 1 and 2 are for normal host power, and pins 2 and 3 are for standby power. The standby or battery power requires external connection via the auxiliary connection on the cabinet kit board or the host interface board if no cabinet kit is installed.

### 3.4 Externally Configure the Board

#### 3.4.1 Set/Verify SIMM Jumper (J2)

##### EISA, VERSION B

If SIMMs are installed on the EISA, Version B, install a 2-pin header on the top row of jumper J2. If no SIMMs, install a 2-pin header on the bottom row. (Figure 3-5).




Figure 3-11 EISA, Version B  
SIMM Jumper (J2)

##### EISA, VERSION C

If SIMMs are installed on the EISA, Version C, install a 2-pin header on the top row of jumper J2. If no SIMMs are installed, and the 4 KB option is desired, install a 2-pin header on the top row. To select the 128 KB option, install a 2-pin header on the bottom row. (Figure 3-6).




Figure 3-12 EISA, Version C  
SIMM Jumper (J2)

### 3.4.2 Set/Verify EEPROM WRITE (J303)

Enable EEPROM WRITE (Figures 3-7 and 3-8) by installing a 2-pin header on the bottom row of jumper J303. Disable by installing a 2-pin header on the top row. Factory default: ENABLED




Figure 3-13 EISA, Version B  
EEPROM WRITE Jumper (J303)




Figure 3-14 EISA, Version C  
EEPROM WRITE Jumper (J303)

### 3.4.3 Set/Verify EEPROM READ (J304)

Enable EEPROM READ (Figures 3-9 and 3-10) by installing a 2-pin header on the bottom row of jumper J304. Disable by installing a 2-pin header on the top row. Factory default: ENABLED




Figure 3-15 EISA, Version B  
EEPROM READ Jumper (J304)




Figure 3-16 EISA, Version C  
EEPROM READ Jumper (J304)

### 3.4.4 Set/Verify Ground Jumper (J3)

To select Chassis ground install a 2-pin header on the top row of jumper J3. To select Signal ground install a 2-pin header on the bottom row. Factory setting: Chassis ground Figure 3-17.




Figure 3-17 Ground Jumper (J3)

### 3.4.5 Set/Verify External Trigger Connections (Version C Only)

The SCRAMNet+ board generates two external triggers. Activating the triggers for any shared memory location will cause an external trigger to be generated when that memory location is accessed (Figure 3-12, Tables 3-3).




Figure 3-18 External Trigger Connections (J4)

Table 3-1 Trigger Pin Connections and External Trigger Actions

Pins	Output
1	TRIG2
2	TRIG1
3	TRIG1 or TRIG2
4	GND

Trigger	ACR	Action
1	Bit 2	Host READ/WRITE
2	Bit 3	Network READ/WRITE



### 3.5 Install the Board

Node configuration is pre-set or defined in the EISA Configuration File. Therefore, after the board has been inspected, and the SIMM and Ground jumpers have been verified, it is ready to be installed.



**CAUTION:** Make certain that the power to the host computer is OFF

1. Remove the cover from the host machine.
1. Remove the bulkhead cover plate where the **SCRAMNet+** host card will be.
1. Install the host card into the EISA bus slot.
1. Connect the Transmitter and Receiver fiber-optic cables to the **SCRAMNet+** card.

### 3.6 Cabling Options

Options include installation of coaxial or fiber-optic cable. Media cards can be ordered for either one.

#### 3.6.1 Coaxial Cable Configuration

**SCRAMNet+** coaxial cable is composed of paired, shielded conductors terminated with SMA connectors. Maximum node separation using coax is 30 meters. The recommended coaxial cable is RG-58.

#### 3.6.2 Fiber-optic Configuration

The basic **SCRAMNet+** Network communication architecture consists of **SCRAMNet+** boards tied together by paired sets of fiber-optic cable in a ring configuration. The maximum recommended distance between each node of the network using this configuration is approximately 300 meters. Maximum node separation using long link fiber is 3,500 meters. The recommended fiber-optic cable is 62.5/125 micron core multi-mode fiber cable with ST connectors.




**NOTE:** On a freshly powered system, a message from any node on the ring may be necessary to establish the carrier.

### 3.6.3 Fiber-optic cables

The optional paired fiber-optic cables are shipped in a separate carton. The fiber-optic cables are to be attached to the connectors on the **SCRAMNet+** board or on the Cabinet Kit, as appropriate. Remove the rubber boots on the fiber-optic transmitters and receivers as well as the ones on the fiber-optic cables. These rubber boots should be replaced when cables are not in use or in the event the node must be returned to the factory.

It is important that the ends of the fiber-optic cable be kept clean. If there is an exceptional amount of light-power loss experienced, the cable ends should be inspected for cleanliness. Alcohol-based fiber-optic cleaning pads are available to remove minor contaminants such as dust and dirt.

Figure 3-19 is a representation of a fiber-optic connector.



**Figure 3-19 Fiber-optic ST Connector**

#### **FIBER-OPTIC CABLE PRECAUTIONS**

Fiber-optic cables are made of glass and may break if crushed or bent in a loop with less than a 2 inch radius.

Perform a visual check of the cable ends before inserting into the Media Card connector. If debris is inserted into the transmitter/receiver connector it may not be possible to clean it out or could result in damage to the transmitter or receiver lens. Hair, dirt and dust can interfere with the light signal transmission.


Use an alcohol-base wipe to clean cable ends.

### 3.6.4 Fiber-optic Connection

The fiber-optic cable pairs should be connected between the transmitter pair of the “down-stream” node and the receiver pair of the “up-stream” node. Continuing this type of connection to all nodes in the network will result in a daisy-chain network ring as indicated in Figure 3-20.




**NOTE:** It does not matter if Tx<sub>1</sub> or Tx<sub>2</sub> is connected to the next nodes Rx<sub>1</sub> or Rx<sub>2</sub> as long as both Tx cables are connected to both of the next node's Rx connectors.



**Figure 3-20 Fiber-optic Connections**

Make Fiber Optic Bypass Switch connections as shown in Figure 3-21 and Figure 3-22.



**Figure 3-21 Inserted State (Power On)**




Figure 3-22 Bypass State (Power Off)

### 3.6.5 Auxiliary Connection

The Auxiliary Connection at the Media Card is used for communication with the Fiber Optic Bypass Switch. The 8-pin modular in-line plug male-pin connection described in Figure 3-17 is defined in Table 3-2 (The view is looking into the connector).

Table 3-2 Auxiliary Connection Pinout

Pins	Name	Definition
1	GND	Logic Ground
2	S_CLK	Serial Clock
3	F_RELAY	Fiber-optic Relay Drive and Sense
4	S_DATA	Serial Data
5	EXT_PWR	+5 Source to External Ground
6	S_DIR	Serial Data Direction
7	TRIGGER	Trigger Output (TRIG1)
8	BAK_PWR	Backup +5 Source from External Device




Figure 3-23  
Auxiliary Connection

## 3.7 Internal Configuration

### 3.7.1 EISA Configuration File

An EISA configuration file has been included with your **SCRAMNet+** EISA software package. The **SCRAMNet+** EISA configuration file listing is in Appendix E.

The **SCRAMNet+** EISA bus node supports the EISA Automatic Configuration Utility. Refer to the host system documentation for specific platform details.



**NOTE:** The previous **SCRAMNet** Configuration File SCR0101.CFG will not work with the **SCRAMNet+** EISA board.

### 3.7.2 EISA Register Addressing

The **SCRAMNet+** Network EISA interface product follows the EISA automatic system and expansion board configuration technique. EISA provides a method for accessing I/O port ranges that is slot specific. The EISA I/O mapping is shown in Table 3-3.

**Table 3-3 EISA System I/O Address Map**

<b>I/O Address Range (hex):</b>	<b>I/O Range Reserved for:</b>
0000-00FF	EISA/ISA System board
0100-03FF	ISA expansion boards
0400-04FF	Reserved for EISA System board controllers
0500-07FF	Alias of 100h-3FFh
0800-08FF	EISA System board
0900-0BFF	Alias of 100h-3FFh
0C00-0CFF	EISA System board
0D00-0FFF	Alias of 100h-3FFh
1000-10FF	Slot 1
1100-13FF	Alias of 100h-3FFh
1400-14FF	Slot 1
1500-17FF	Alias of 100h-3FFh
1800-18FF	Slot 1
1900-1BFF	Alias of 100h-3FFh
1C00-1CFF	Slot 1
1D00-1FFF	Alias of 100h-3FFh
:	:
0z000-0z0FF	Slot 'z'
0z100-0z3FF	Alias of 100h-3FFh
0z400-0z4FF	Slot 'z'
0z500-0z7FF	Alias of 100h-3FFh
0z800-0z8FF	Slot 'z'
0z900-0zBFF	Alias of 100h-3FFh
0zC00-0zCFF	Slot 'z'
0zD00-0zFFF	Alias of 100h-3FFh

### 3.7.3 SCRAMNet+ EISA registers

Use the EISA Configuration File shipped with the **SCRAMNet+** EISA board to set up registers. The information below is for reference only.

Table 3-4 is a list of the **SCRAMNet+** EISA registers. (The “z” represents the EISA slot and “H” signifies Hexadecimal.) The following items are configured using the EISA Configuration File: Product ID, Memory address, and Interrupt Level.

Use the EISA Configuration Utility shipped with the **SCRAMNet+** board to set up registers. The information in Table 3-4 is for information only.

**Table 3-4 SCRAMNet+ EISA Registers**

<b>EISA Address</b>	<b>Alias</b>	<b>Size (bytes)</b>	<b>Active Bits</b>	<b>Type</b>	<b>Register Description (contiguous through 0zCBFH)</b>
0zC80H	PRODID	4	8	R	1st Byte Product ID
0zC84H	EBCBR	1	3	R/W	Expansion Board Control Register
0zC85H	MACR	1	6	R/W	Memory Address Compare Register (A15-A10)
0zC86H	MACR	1	8	R/W	Memory Address Compare Register (A23-A16)
0zC87H	MACR	1	8	R/W	Memory Address Compare Register (A31-A24)
0zC88H	MAHCR	3	0	-	Not Used
0zC8BH	MAMR	3	22	R/W	Memory Address Mask Register
0zC8EH	MALCR	3	0	-	Not Used
0zC91H	IACR0	2	16	R/W	I/O Address Compare Register
0zC93H	IACR1-3	6	0	-	Not Used
0zC99H	IAMR0	2	16	R/W	I/O Address Mask Register
0zC9BH	IAMR1-3	6	0	-	Not Used
0zCA1H	MCR1-7	7	56	R/W	Module Configuration Registers 1 - 7
0zCA8H	BSR	1	4	R/W	Byte Swap Register
0zCA9H	ICCSR0-1	2	16	R/W	Interrupt Channel and Configuration Status Registers
0zCAAH					
0zCABH		3	0	-	Not Used
0zCAEH	FCR	1	8	R/W	Function Control Register
0zCAFH		2	0	-	Reserved

### 3.7.4 SCRAMNet+ Control/Status Registers (CSR)

Table 3-5 is a listing of the **SCRAMNet+** Control/Status Registers and their EISA addresses (the “z” represents the EISA slot and “H” signifies hexadecimal).

**Table 3-5 SCRAMNet+ Control/Status Registers**

<b>EISA Address</b>	<b>Alias</b>	<b>Size (bytes)</b>	<b>Active Bits</b>	<b>Type</b>	<b>Register Description (contiguous through 0z020H)</b>
0z000H	CSR0	2	16	R/W	General SCRAMNet+ Enable & Reset
0z002H	CSR1	2	15	R/W	SCRAMNet+ Error Indicators
0z004H	CSR2	2	16	R/W	General SCRAMNet+ Control
0z006H	CSR3	1	8	R/W	Number of Nodes
		1	8	R/W	Node ID
0z008H	CSR4	2	16	R	Interrupt FIFO Address (LSW)
0z00AH	CSR5	2	9	R*	Interrupt FIFO Address (MSW)
			7	-	Reserved
					* WRITE Transmit Timeout to shadow memory
0z00CH	CSR6	2	0	-	Reserved
0z00EH	CSR7	2	0	-	Reserved
0z010H	CSR8	2	16	R/W	Extended Control Register
0z012H	CSR9	2	16	R/W	Interrupt On Error Mask
0z014H	CSR10	2	16	-	Reserved
0z016H	CSR11	2	16	-	Reserved
0z018H	CSR12	2	16	R/W	Virtual Paging Register
0z01AH	CSR13	2	16	R/W	General Purpose Counter/Timer
0z01CH	CSR14	2	0	-	Reserved
0z01EH	CSR15	2	0	-	Reserved
0z020H	CSR16	2	0	-	Reserved
	ACR	1	5	R/W	Auxiliary Control RAM
			3	-	Reserved

### 3.7.5 EEPROM Initialization

The EEPROM is used to store the initial power-up register values. The EEPROM can be programmed either over the host backplane or by most PROM programmers. An EEPROM initialization program (EPI) is included in the SYSTRAN Software Utilities Package for most host systems.

The board comes with power-up default values in each of the registers and default switch settings so the board can be used without making any changes. Defaults are shown in Table 3-6 and Table 3-7 where 000 = CSR0, 002 = CSR1, 004 = CSR2, etc. The only exception is location 008 which writes to CSR3, RX\_ID.

**Table 3-6 EEPROM Table**

	0	2	4	6	8	A	C	E
<b>00</b>	0000	0000	C040	NN00	NN00	0010	0000	0000
<b>10</b>	0800	0FF0	0000	0000	0000	0000	0000	0000
<b>...</b>	0000	0000	0000	0000	0000	0000	0000	0000
<b>70</b>	XXXX	YYYY	YYYY	ZZZZ	5555	5555	5555	5555

**NOTES:** NN denotes TX\_ID and RX\_ID. Both values are the same.

XXXX contains the value '00A1' for ASIC1, '00A2' for ASIC2.

YYYY ignore

ZZZZ is the serial number.

These values are assigned to the Control/Status Registers on power-up. The values may be changed at any time using the appropriate software to access the CSRs. When the system is powered down and powered up again, the CSRs will be reinitialized to these EEPROM values. Only the first 16 or 17 values are used in the registers.

**Table 3-7 EEPROM Default Values**

<b>SCRAMNet+ Registers</b>	
CSR0 - 0	CSR1 - READ Only (Errors)
CSR2 - 0xC040 (BURST Mode)	CSR3 - Node ID (0 - 255)
CSR4 - 0 (READ Only)	CSR5 - 0x0010 READ Only (WRITE a non-zero Network Time-out to shadow register)
CSR6 - 0 (Reserved)	CSR7 - 0 (Reserved)
CSR8 - 0x0800 (Mech Switch Override)	CSR9 - 0xFF0 (Error Mask) <sup>#</sup>
CSR10 - 0 (Reserved)	CSR11 - 0 (Reserved)
CSR12 - 0 (Virtual Page)	CSR13 - (GP Counter)
CSR14 - 0 (Reserved)	CSR15 - 0 (Reserved)
CSR16 - 0 (Reserved)	

<sup>#</sup> Normal Error Masking enabled

### 3.7.6 Node Identification

Each node on the ring must have a unique Node ID. To set the Node ID, WRITE a unique value 8-bit number between 0 and 255 to CSR3[15:8].



### 3.7.7 Network Time-out

The recommended value for the Network Time-out is:

$$\# \text{ NODES IN RING} + (\text{TOTAL LENGTH OF CABLE IN METERS} \div 50) + 1$$

To set the network time-out value, WRITE the result as a 16-bit hexadecimal number to CSR5. This register has a “shadow register” which holds the network time-out value. Each increment in the “shadow register” is worth approximately 240 ns. The time-out will be 240 ns multiplied by the value written.

The time-out register is WRITE ONLY. If a READ is performed, it will result in a READ to the Interrupt FIFO.



**CAUTION:** Ensure a non-zero value is written to CSR5. A value of ‘0’ will prevent host-generated data from leaving the Transmit FIFO.

### 3.7.8 Memory

#### MEMORY ADDRESSING

The **SCRAMNet+** memory address must begin on an even boundary beyond extended memory pool, where the boundary is a multiple of installed board memory. There must be a non-contiguous “gap” between System memory and the **SCRAMNet+** EISA board shared memory address.

#### EXAMPLE

If the System has 12 MB of RAM, and the **SCRAMNet+** EISA board has 8 MB of SIMMs, the first acceptable address for the board would be at the 16 MB boundary. The next acceptable address would be at 24 MB, then 32 MB, etc.

Memory addressing is selected using the **SCRAMNet+** EISA registers. The address of the registers is slot-dependent as shown in Table 2-1. Using the **SCRAMNet+** EISA Configuration file, the desired memory physical address is inserted into registers located at hexadecimal 0zC85 and 0zC86, where “z” is the slot number of the **SCRAMNet+** EISA card. Register 0zC85 contains the memory address bits A10-A15, register 0zC86 contains the memory address bits A16-A23, and 0zC87 contains the memory address bits A24-A31. **SCRAMNet+** EISA register 0zC84 contains the memory enable control in bit 0.

#### EXAMPLE

The EISA Configuration utility can be used to set the memory address to 00C00000, 00D00000, or 00E00000, etc. However, 00D00000 is not valid when 2 MB, 4 MB or 8 MB memory is being used because the memory address has to be on a boundary that is a multiple of the board memory size.

#### SHARED MEMORY SIZE

The **SCRAMNet+** EISA logic will automatically detect the memory installed.

## ENABLE SHARED MEMORY

EISA register EBCR[0] (ENABLE) must be set ON to enable shared memory.

### 3.8 Byte Swapping

Some computer systems use different methods of byte ordering. Some have the high bits arranged from right to left (Little Endian) and other have the high bits going from left to right (Big Endian). Motorola is an example of a Big-Endian system. Intel is an example of a Little-Endian system.

Table 3-8 is a simplified summary for 8-bit, 16-bit, and 32-bit byte ordering for big endian and little endian.

**Table 3-8 Big Endian - Little Endian Comparisons**

Size	Big Endian	Little Endian
byte (8-bit)	12 34 56 78	78 56 34 12
shortword (16-bit)	1234 5678	5678 1234
longword (32-bit)	12345678	12345678

The **SCRAMNet-LX** and **SCRAMNet+** product line has adopted the big-endian ordering philosophy as the default for data passing. **SCRAMNet-LX** and **SCRAMNet+** do not have a built-in byte-ordering conversion function. However, the **SCRAMNet** EISA register BSR permits byte swapping options.

The EISA, Version B board is limited to turning byte swapping ON and OFF. However, the EISA, Version C has added flexibility as shown in Table 3-9.

**Table 3-9 SCRAMNet+ EISA Byte Swapping Register (BSR) Options**

BSR Bits 1 0	Memory	CSR's
0 0	Byte Swapping OFF (LE)	CSRs Word Swapped
0 1	Byte Swapping ON (BE)	CSRs Not Swapped
1 0	HP Compatible Mode*	CSRs Word Swapped
1 1	Byte Swapping OFF* (LE)	CSRs Correct

\* EISA Version C only

Hewlett-Packard (HP) is a combination of big endian and little endian. Consequently, a special mode option was added to accommodate that system.

### 3.9 Maintenance

No routine maintenance is required for the **SCRAMNet+** general-purpose nodes beyond that which is required for the host computer system. **SCRAMNet+** network fiber-optic cabling connectors should be inspected periodically.

## 3.10 Troubleshooting

### 3.10.1 Internal Access LED Indicators (EISA Version C Only)

LED indicators on the board can be used to assist with troubleshooting or fine tuning of the network node. There are no remote indicators, so the chassis must be left open in order to observe the LEDs.

The bi-color LEDs show either green (G) or yellow (Y) .

As shown in Figure 3-24, the LEDs are divided into two groups—HOST and NETWORK.




Figure 3-24 LED Indicators

#### HOST

LED 1 and LED 2 are viewed together to indicate a memory/CSR READ or WRITE as shown in Table 3-10.

Table 3-10 LED 1 and LED 2 Definitions

Action	Memory		CSR	
	LED 1	LED 2	LED 1	LED 2
READ	G	G	G	Y
WRITE	G	Y	Y	Y

LED 3 indicates a Host Acknowledge signal has been received.

LED 4 (G) indicates a memory interrupt has been received.

LED 4 (Y) indicates a CSR interrupt has been received.

#### NETWORK

LED 5 indicates a message is waiting to be transmitted.

LED 6 indicates an error condition set in CSR1 has been detected.

LED 7 indicates a foreign message has been received.

LED 8 indicates a native (OWN) message has been received.

### 3.10.2 Problem Determination

On a PC platform there is no power-up indication. If there is an incorrect address, the system will not boot up.

On UNIX-like systems, the driver will output a message on boot-up similar to the following:

```
SCRAMNet+ installed and on line
```

If this message does not appear, the Register base address, memory base address, and/or memory size may be incorrect.

All **SCRAMNet+** nodes in the fiber-optic network ring must be powered on unless they have Fiber Optic Bypass Switches or Quad Switches installed.

The following hardware conditions will cause the installation to fail:

- The **SCRAMNet+** EISA host card is not installed into a standard EISA slot.  
(This check should have been performed before installing the **SCRAMNet+** EISA host card into any slots).
- The memory bus address is set incorrectly. (Run the EISA Configuration utility).

### 3.10.3 Customer Support

If the system does not boot correctly, reseal the board and double-check cable connections. If problems persist, call SYSTRAN Technical Support at (937) 252-5601 for assistance.

Please be prepared to supply the following information:

Host machine:	_____
OS Name:	_____
OS Version:	_____
Bus Interface:	_____

## 4.0 OPERATION

---

### 4.1 Introduction

The **SCRAMNet+** Network is a shared-memory system. Every computer on the network has a constantly updated local copy of all global data which is passed to all the network computers. The network protocol is implemented in the **SCRAMNet+** hardware and therefore no software overhead is required to retrieve this information from the network.

The protocol is transparent to the computer. This frees computer processor time for application algorithm execution and other real-time tasks. Since any computer on the network has access to data in the shared memory, any computer can read or modify the shared data and thereby communicate with the other computers on the network.

Very little special software is required for normal operation because of the **SCRAMNet+** shared-memory configuration. Typically, **SCRAMNet+** memory is installed and linked to a host global common block through the host operating system. Once the link is complete, any program can reference **SCRAMNet+** memory as a standard common-block variable reference.

For interrupt driven applications, an interrupt service routine (ISR) is required to handle the interrupts triggered by the **SCRAMNet+** node. An example of a generic ISR is included Figure 4-11, page 4-28 at the end of this section.

### 4.2 Shared Memory

Global variables are mapped directly onto the replicated shared memory. The application program typically contains a list of variables or arrays which are stored in a contiguous space and which are to be shared across processors. The analogy of a FORTRAN COMMON BLOCK is most fitting. For the purpose of identification, these variables are referred to as **SCRAMNet+** variables.

The application program usually requires a short section of instructions to initialize the **SCRAMNet+** hardware and to link the **SCRAMNet+** memory to the **SCRAMNet+** variable list. The shared memory cannot be used as instruction space.

#### 4.2.1 Virtual Paging


CSR12 is the virtual-paging register. Set CSR12[0] to '1' to enable virtual paging.

All **SCRAMNet+** nodes use the same 8 MB network shared-memory map. Virtual paging allows a node with less than 8 MB shared memory to move their memory window throughout the **SCRAMNet+** physical 8 MB network shared-memory map.

If a node has 4 MB of shared memory, it can be paged into the upper 4 MB or the lower 4 MB of the shared-memory map. If it is paged into the lower 4 MB, it would operate the same as if Virtual Paging were disabled. The network address would be the same as the shared-memory address.



**NOTE:** Virtual paging does not affect host access to shared memory. Virtual Paging only changes the network address. The HOST SPECIFIC logic always sees the base address of **SCRAMNet+** shared memory as zero.



**Figure 4-1 Memory Sharing With Virtual Paging**

If the 4 MB block were paged into the upper 4 MB, a host-specific WRITE to a shared-memory address of 2 MB would result in a network address of 6 MB. This translation is bi-directional. An incoming network message with a network address of 6 MB will be written to shared memory at 4 MB. Any WRITE accesses to the lower 4 MB will be ignored since there is no memory addressed there.

To produce a network address, the host WRITE adds the relative **SCRAMNet+** address and virtual page offset.

$$\text{relative address} + \text{virtual page offset} = \text{network address}$$

### EXAMPLE

$$12340 + 400000 = 412340$$

This network address is then transmitted to all of the **SCRAMNet+** nodes and is written to that address. In nodes where the address does not exist in **SCRAMNet+** memory, the WRITE is ignored.

The example in Figure 4-1 shows the memory-sharing relationships between various nodes in the virtual-paging mode. Node 1 shares data with nodes 3, 4, 8, and 9. Node 2 shares data with nodes 5, 6, 7, and 9. Node 8 shares data with nodes 1, 3, and 9. Node 7 shares data with nodes 2, 5, and 9. Node 9 shares data with all nodes.

## 4.2.2 Memory Considerations

When using **SCRAMNet+** shared-memory, consider the following:

### PROGRAM AND DATA LIMITATIONS

Limitations on application program size and data variable size for a host computer system also apply to applications which use **SCRAMNet+** memory because it becomes part of the host system.

### DATA CACHING

The ability for a computer to write a copy of data to a local fast memory for quicker access later must be turned off during a **SCRAMNet+** memory read. Since other nodes may be changing the data, it is critical that the processor read the data directly from **SCRAMNet+** memory. This is processor dependent and does not always apply.

### MEMORY MAPPING

**SCRAMNet+** memory is mapped by all operating systems in constant-length blocks called memory pages.



**NOTE:** To ensure that a compiler or operating system does not try to access unused portions of **SCRAMNet+** memory to store other program segments, declare the **SCRAMNet+** memory common blocks to be sized to an integer multiple of the processor memory page size. If this is not done, most compilers will try to optimize memory usage by filling out the **SCRAMNet+** memory pages with other data. This can cause random results when this local data is transmitted around the network.

## 4.2.3 Control/Status Registers

The **SCRAMNet+** boards are controlled through CSRs for node status, setting interrupt vectors, setting interrupt locations, receiving interrupt addresses, mode control and other functions. These registers may be accessed by linking to the I/O page and reading from or writing to the registers as if they were memory. The method used to access the registers depends on the particular computer and operating system being used.

These registers are set only during the **SCRAMNet+** Network initialization. Once the control portion of the CSR is set up for the desired mode operation, the node functions as transparent shared memory and references to the CSRs are not required. However, the status portions of the registers will need to be accessed for interrupt servicing and for checking for error conditions. Section 5.0 CSR DESCRIPTIONS discusses the definition and use of each bit in the CSRs. Appendix A contains a list of the CSRs and a brief identification of each bit.

### 4.3 Initialization

The initialization of the **SCRAMNet+** node from a cold boot is determined by the settings of the EEPROM (see Section 3.0 INSTALLATION).

No fiber-optic cable connections are required to perform a READ/WRITE to the local host's **SCRAMNet+** memory. The control registers CSR0 and CSR2 should both be zero at this point and **SCRAMNet+** memory is available for access. The memory address will remain at '0' and be disabled until programmed with the EEPROM Initialization Program.



**NOTE:** All **SCRAMNet+** nodes in the fiber-optic network ring must be powered on unless they have a Fiber Optic Bypass Switch or Quad Switch installed.

### 4.4 Basic Send/Receive Configuration

The minimum configuration which allows basic send and receive operation is accomplished without interrupts.

- Set CSR0 to 'F000' *hex* to insert the node and initiate the reset of the FIFOs.
- Set CSR0 to '8003' *hex* to insert the node, toggle the reset of the FIFOs and enable network activity.
- Set CSR2 to 'C040' *hex* to use error-correction mode and disable the Fiber-optic Loopback mode.
- READ CSR1 to read-out any latched error conditions.
- READ CSR1 again to check for any existing error conditions.
- Check for carrier detect fail (this means there are fiber-optic cabling problems from the transmitter of the node downstream).
- WRITE a value to memory from at least one node. This will enable all powered node transmitters and check for fiber-optic ring integrity.
- READ CSR1 to check for any error conditions.

### 4.5 Network Ring

Data is passed from one node to the next by fiber-optic or coaxial cable. Given a three node network configuration with nodes A, B and C, the following connections would be made:

- The transmitter pair from node A is connected by fiber-optic cable to the receiver pair of the next node B.
- The transmitter pair from node B is connected by fiber-optic cable to the receiver pair of node C.
- The transmitter pair of node C is then connected to the receiver pair of node A, thus completing a fiber-optic network ring.



### 4.5.1 Message Contents

The smallest **SCRAMNet+** Network message packet consists of 82 bits. This basic message format contains five fields: Source ID, Age, Control, Data Address, and Data Value. The message can be described as follows:

**Table 4-11 SCRAMNet+ Message Contents**

START	ID	AGE	CONTROL	DATA ADDRESS	DATA VALUE
1	8+P	8+P	1 1 1 RES INT RTY	5+P 8+P 8+P	8+P 8+P 8+P 8+P

For every 8 bits of data in the message there is a parity bit attached.

#### SOURCE ID

This 8-bit field contains the node ID of the originating node. Value ranges from 0 to 255, so there can be 256 nodes on the network ring.

#### AGE

This 8-bit field increments by one as a message passes through each network node. If the age ever exceeds 256 (the maximum number of nodes on the network), the message is removed from the network.

#### CONTROL BITS

RES - Reserved.

INT - When this bit is set it signals an Interrupt Message.

RTY - Retry message used only in error-correction mode (PLATINUM.)

#### DATA ADDRESS

This 21-bit (A[22:2]) field contains the relative **SCRAMNet+** memory address. Bits A0 and A1 are always zero for a longword boundary.

#### DATA VALUE

This 32-bit field contains the data value in **SCRAMNet+** memory that is currently being updated around the ring. When the PLUS mode is enabled, data size may vary up to 256 bytes or 1024 bytes depending on the option selected.

### 4.5.2 Protocol

#### BURST MODE

BURST Mode is the normal protocol for **SCRAMNet+**. The BURST mode is enabled by setting CSR2[12] OFF, and CSR2[15,14] ON. The BURST Mode protocol allows each node to continuously transmit messages onto the network ring. This mode uses a 4-byte fixed-length message packet for data transfer.

#### PLATINUM MODE

The PLATINUM mode is BURST mode with error correction enabled. PLATINUM mode is enabled by setting CSR2[15] OFF; CSR2[14] ON; and CSR2[12] OFF. See the **SCRAMNet+** Protocol Mode Definition table on page 5-9.

## PLUS MODES

The PLUS mode allows variable-length message packets in which sequentially addressed data in the Transmit FIFO is transferred as a block in a single packet.

Enable BURST PLUS by setting CSR2[15,14,12] ON, and selecting the desired maximum message packet size by setting CSR2[11] to '1' for 1024 bytes, or '0' for 256 bytes. Both BURST modes are open loop, non-error-corrected modes of operation.

Enable PLATINUM PLUS by setting CSR2[15] OFF, CSR2[14] ON, and CSR2[12] ON, and selecting the desired maximum message packet size by setting CSR2[11] to '1' for 1024 bytes, or '0' for 256 bytes.

The node appends 4-byte data values with sequential addresses until the maximum of 256 or 1024 bytes is reached, a non-sequential address is detected, the Transmit FIFO is empty, or a transmit interrupt event is detected. In both BURST and PLATINUM modes, the node is permitted to have multiple packets on the ring simultaneously.

The transmission of a PLUS mode message is an automatic function, and for the most part, cannot be controlled. If the appropriate PLUS mode bits are set in the control registers, then the following algorithm applies:

1. If Transmit FIFO is empty, end transmission.
1. If the address field is not equal to the address of the previous transmission + 4, end transmission.
1. If length limit overflow for PLUS mode operation occurs, end transmission.
1. ELSE transmit the four data bytes and when done GOTO step 1.

To maintain a PLUS mode transmission, step 1 requires that new data is written to the **SCRAMNet+** board at a rate greater than or equal to 16.7 MB/sec; this is a 32-bit WRITE every 240 ns. Any delay in the host data WRITE will result in failure of step 1, and a premature end to the PLUS mode transmission.

While this method results in the reliable generation of a PLUS mode transmission, it increases the node latency. The **SCRAMNet+** device automatically increases PLUS mode throughput (when blocking is not used) when needed due to high-throughput host, very busy network, etc.

## ERROR CORRECTION

Error correction is the automatic retransmission of a **SCRAMNet** Network message when the original message is received in error by the originating node. The message will be retransmitted indefinitely until it is received correctly. During transmit retry, the same message is being sent. This prevents any new messages from being transmitted by this node. The Transmit FIFO will hold these new messages until the retry message is received correctly.

If the original message is received by the originating node with some type of bit error, then this results in the Transmit Retry bit in CSR1 being set. If the original message is not received by the originating node in the time-out period specified in CSR5, then this results in the Transmit Retry Time-out bit in CSR1 being set. The time-out period is based on the number of nodes in the network ring and the total length of cable used as discussed in paragraph 3.8.7.

### 4.5.3 Performance

#### NODE LATENCY

Node latency is an important factor in networked application in real-time systems design. Data transfer around the network, while fast, does have a measurable delay.

Node latency can be defined as the time delay at a node before a foreign message can be retransmitted. This delay is a minimum of 247 ns; the time to transmit one byte. The maximum node latency depends on the maximum message size and could be from 800 ns to 61.8  $\mu$ s, depending on the message length selection. To approximate the total maximum delay on the network, multiply the maximum node latency by the number of nodes in the system, and add a propagation delay of 5 ns/meter multiplied by the total message path of the ring in meters.

#### DATA TRANSFER

While the **SCRAMNet+** Network appears as a shared-memory system, it is still a data network. The **SCRAMNet+** Network includes a series of FIFO buffers to collect data changes until they are transmitted to the other nodes. The Transmit FIFO and the Interrupt FIFO are both 1024 messages in length. These numbers may become significant when performing data transfers of large blocks of data in a short period of time.

#### HOLDOFF MODE

If the Transmit FIFO becomes full, subsequent READ or WRITE cycles to **SCRAMNet+** memory will be extended until the Transmit FIFO is no longer full (see paragraph 4.11.3 for more information).

#### SHARED-MEMORY WRITE

**SCRAMNet+** shared-memory is based upon a 32-bit word. If an 8- or 16-bit WRITE occurs from the host system, then the 32-bit word that contains that 8- or 16-bit WRITE is sent on the network. Therefore, it is important that other nodes do not simultaneously modify other 8- or 16-bit segments within that 32-bit word.

### 4.5.4 Throughput

A maximum throughput of 6.5 MB/sec could be achieved if only one node were transmitting data, assuming the host CPU could offer the data at that rate. When more than one node is transmitting in BURST mode, then the effective output per node is 6.5 MB/sec divided by the number of transmitting nodes. In BURST and BURST PLUS modes, the node never retransmits its own messages.

In the BURST PLUS mode, a 256-byte packet provides 16.2 MB/s of data throughput. A 1024-byte packet provides 16.7 MB/s maximum data throughput.

When multiple nodes are transmitting in the BURST mode, the network data passing through the other nodes can affect that node's output performance. If a node's receiver is so busy that the Transceiver FIFO is never empty, and the node has already sent a message, then the node will have to wait before it can send another message of its own until either one of its messages comes back or the timer runs out. When the node's own message is received, it is not placed in the Transceiver FIFO thereby creating an opportunity for the node to send a message from the Transmit FIFO.

In PLATINUM and PLATINUM PLUS modes, error detection is enabled. This will affect node latency in that some messages must be retransmitted.

## NETWORK TIME-OUT

Reset the transmit time-out according to the mode of operation selected by writing a 16-bit, non-zero value to CSR5 as described in paragraph 3.7.7.

## 4.6 Auxiliary Control RAM

The ACR is an 8-bit register. However, only ACR[4:0] are implemented. ACR[7:5] are not defined.

**Table 4-12 ACR Functions**

Bit	Function
0	Receive Interrupt Enable (RIE)
1	Transmit Interrupt Enable (TIE)
2	External Trigger 1
3	External Trigger 2
4	HIPRO Location Enable
7-5	Reserved

When ACR Enable CSR0[4] is set, shared memory is not accessible by the host and the ACR byte is viewed as the least significant byte of every shared-memory four-byte address. The ACR byte value controls the external trigger and/or interrupt action(s) taken whenever a WRITE occurs to any byte of the shared-memory 4-byte word. Table 4-12 describes the ACR functions.

If these ACR actions are disabled, then no action will be taken when an interrupt condition exists unless override bits in CSR0 or CSR8 are set.

The external trigger and/or interrupt action and/or HIPRO mode for any shared-memory location is defined by setting these bits. Once the ACR has been defined, set ACR Enable CSR0[bit 4] back to zero so that shared-memory can again be accessed. The ACR actions are still in effect, but the ACR bytes can no longer be accessed while the ACR Enable bit is zero.

All five of the defined bits of the ACR can be used in any combination to achieve varied results for any shared-memory location.

In order for the ACR values to take effect for interrupt action, consider the following **SCRAMNet+** CSR actions for the type of interrupt operation desired:

- Host Interrupt Enable CSR0[3] to receive network interrupts
- Network Interrupt Enable CSR0[8] to transmit network interrupts
- Interrupt on Memory Mask Match Enable CSR0[5] for interrupts from memory WRITES

In order for the external triggers 1 and 2 to take place, ACR[2] and ACR[3], respectively, must be set. To activate HIPRO mode for a shared-memory location, ACR[4] must be set. Additionally, CSR2[13] must be set to enable the HIPRO mode.

Receive and/or Transmit CSR0[1:0] must be enabled in order for the node to receive and/or transmit network data. There are other combinations of CSR settings to achieve varied interrupt results. Section 5.0 CSR DESCRIPTIONS describes the **SCRAMNet+** CSRs in detail.

## 4.7 Interrupt Controls

SCRAMNet+ allows a processor to receive interrupts from and/or transmit interrupts to any other processors on the network, including the originating processor. Table 4-13 indicates the various sources for interrupt control.

### 4.7.1 Interrupt Options

**Table 4-13 Interrupt Controls**

Condition	Register	Description
Host Interrupt Enable	CSR0[3]	Must be set in order to receive any interrupts from the network.
Receive Interrupt Enable (RIE)	ACR[0]	Generates an interrupt to the host from network data received at the associated shared-memory location.
Transmit Interrupt Enable (TIE)	ACR[1]	Generates an interrupt message to the network for a host WRITE to the associated shared-memory location.
Interrupt on Memory Mask Match Enable	CSR0[5]	Permits a shared-memory interrupt. Must be set in order to receive any interrupts from the network.
Override RIE	CSR0[6]	Generates an interrupt to the host regardless of the ACR RIE setting upon receipt of any network interrupt message.
Enable Interrupt On Error	CSR0[7]	Generates an interrupt request as specified in the CSR9 Mask register as the corresponding bit in CSR1 is set.
Network Interrupt Enable	CSR0[8]	Permits transmission of interrupt data to the network.
Override TIE	CSR0[9]	Transmits interrupt message to the network regardless of the ACR TIE setting.
Reset Interrupt FIFO	CSR0[13]	Toggle from '0' to '1' to '0' to reset Interrupt FIFO.
Interrupts Armed	CSR1[14]	During the interrupt operation, indicates conditions to receive interrupt are active. If '0', no interrupts will be received by the host. Any WRITE to CSR1 will reset to '1'.
Enable Interrupt on Own Slot	CSR2[10]	In conjunction with CSR2[9] enables host self-interrupt.
LSP of Interrupt Address	CSR4[15:0]	Interrupt Address A15 - A0.
MSP of Interrupt Address	CSR5[6:0]	Interrupt Address A22 - A16. Works in conjunction with CSR4[15:0].
Interrupt FIFO Not Empty	CSR5[15]	When '0', Interrupt FIFO is empty. If '1', CSR5 and CSR4 contain legitimate interrupt address(es).
Receive Interrupt Override	CSR8[10]	Interrupts for all incoming network messages.
Interrupt On Error Mask	CSR9[15:0]	Interrupts for specified error/status conditions.

## SEND/RECEIVE WITH INTERRUPTS

- Set CSR0 to '0010' *hex* to enable the Auxiliary Control RAM (ACR).
- Clear the **SCRAMNet+** ACR by writing zeros to the entire address range.
- Set the **SCRAMNet+** ACR for memory locations designated to receive and/or transmit interrupts.
- Reset CSR0 to disable the ACR.
- Set CSR0 to 'F000' *hex* to insert the node and initiate the reset of the FIFOs.
- Set CSR0 to '8003' *hex* to insert the node, toggle the reset of the FIFOs and enable network activity.
- Set CSR2 to 'C040' *hex* to use BURST mode and disable the Fiber-optic Loopback mode.
- READ CSR1 to read-out any latched error conditions.
- READ CSR1 again to check for any existing error conditions.
- Check for carrier detect fail (this means there are fiber-optic cabling problems from the transmitter of the node downstream).
- WRITE a non-interrupt value to memory from at least one node. This will enable all powered node transmitters and check for fiber-optic ring integrity.
- READ CSR1 to check for any error conditions.
- Put the interrupt service routine in place.
- Set CSR0 to '812B' *hex* to enable receive and transmit interrupts.
- Set CSR0 to '81AB' *hex* to enable Interrupt On Errors.

### 4.8 Interrupt Conditions

Interrupts are generated under two different conditions:

- A **SCRAMNet+** network data WRITE to shared memory
- A **SCRAMNet+** network error/status detected on the local node

#### 4.8.1 Network Data WRITE

As indicated in Figure 4-2, Transmit Enable CSR0[1] must be set before any message can be sent. Only those nodes which have Transmit Interrupt Enable ACR[1] set for selected addresses, send an interrupt bit out with the data packet on the network. Only those nodes which have Receive Interrupt Enable ACR[0] set for that address will generate an interrupt signal to their host processor.

The host issues a WRITE to **SCRAMNet+** shared memory. If Override TIE CSR0[9] or ACR TIE ACR[1] is set and Network Interrupt Enable CSR0[8] is set, then the interrupt message is transmitted (INT = 1). Otherwise, the message is transmitted without the interrupt bit set (INT = 0). (See Table 4-11, page 4-5)




Figure 4-2 Transmit Interrupt Logic

Network data WRITE interrupts can be accomplished by two methods:

- **Forced.** Any data WRITES to any shared memory from the network will generate an interrupt.
- **Masked or Selected.** Data writes to selected shared-memory locations from the network.

Under either of these two methods, an interrupt can be generated and received by the same host processor if desired. This condition is called “Self-Interrupt”.

### FORCED INTERRUPT

The forced-interrupt method works the same as the selected interrupt method with the exception of choice of interrupt locations. All shared-memory locations are automatically set up to receive and/or transmit interrupts depending upon the override bits set in CSR0 or CSR8.

### MASKED OR SELECTED INTERRUPT

The masked- or selected-interrupt method requires choosing **SCRAMNet+** shared-memory locations on each node to receive and/or transmit interrupts. These shared-memory locations may also be used to generate signals to external triggers. The procedure for selecting shared-memory locations for interrupts and/or external triggers is explained in paragraph 4.6: Auxiliary Control RAM.

CSR5 contains the Interrupt FIFO Not Empty CSR5[15].

### SELF-INTERRUPTS

Set CSR2[10:9] to enable self-interrupts. This allows the message with the interrupt bit set to be processed as an incoming network interrupt. CSR2[9] enables the node's own message to be received as a network message. CSR2[10] allows the interrupt bit to generate an interrupt if it is set.

Receive Interrupt logic is described in Figure 4-3. If a native message is received and Write Own Slot CSR2[9] is enabled, and Enable Interrupt on Receipt in own Slot CSR2[10] is set, the logic then checks for Receive Interrupt Enable. If Override RIE CSR0[6] is set or ACR RIE ACR[0] is set, and if Interrupt on Memory Mask Match Enable CSR0[5] is set, the address is placed on the Interrupt FIFO.



**NOTE:** Interrupt data is not filtered when the data filter is enabled






Figure 4-3 Receive Interrupt Logic

## 4.8.2 Network Error

The second interrupt condition is designed to intercept network errors. CSR1 contains the following error conditions which may be masked by CSR9:

**Table 4-14 Interrupt Error/Status Conditions**

Bit	Interrupt
0	Transmit FIFO Full
1	Transmit FIFO Not Empty
2	Transmit FIFO $\overline{B}$ Full
3	(Not masked for errors)
4	Interrupt FIFO Full
5	Protocol Violation
6	Carrier Detect Failure
7	Bad Message
8	Receiver Overflow
9	Transmit Retry
10	Transmit Retry Time-out
11	Redundant Rx/Tx Fault
12	General Purpose Counter/Timer
13	(Not masked for errors)
14	(Not masked for errors)
15	Fiber Optic Bypass Not Connected

Each of these conditions is identified by the corresponding bit being set (value '1') in CSR1. If any of the preceding conditions are set and the Interrupt On Memory Mask Match Enable CSR0[5] is set, then an interrupt will be generated to the host computer. Additional information about each error condition is contained in Section 5.0, Table 5-2: CSR1.

If a Network Error is received (Figure 4-3), and if Interrupt On Error CSR0[7] and Host Interrupt Enable CSR0[3] are set, and Interrupts are Enabled CSR1[14], then the message generates an interrupt to the host. If additional network data interrupts occur before the processor is able to service the interrupt, those shared-memory locations are updated and the addresses are added to the Interrupt FIFO queue. However, no additional interrupt signals are sent to the host until interrupts are armed by writing to CSR1.

## 4.8.3 Interrupt Handling

The Interrupt FIFO is accessed via CSR4 and CSR5. CSR5 contains the most significant seven bits of the 23-bit **SCRAMNet+** interrupt address and CSR4 contains the remaining 16 bits of the interrupt address. (The 23-bit address allows for future expansion of memory). CSR5 also contains Interrupt FIFO Not Empty (bit 15).



**NOTE:** The **SCRAMNet+** Network is a longword (32-bit)-oriented shared memory. External Triggers and Interrupts will occur when any of the four bytes associated with a longword are accessed. The Interrupt FIFO contains the longword address. If each of the four bytes of an interrupt location are written into as byte accesses, then four interrupts to the same longword address will be generated. Likewise, if each word of an interrupt location is written into as 16-bit shortwords, then two interrupts to the same longword address will be generated.

The two values of CSR5 and CSR4 make up the interrupt address. When an interrupt is received, the ISR should READ CSR5 first in order to check the Interrupt FIFO Not Empty bit. If this bit is set (value is '1'), then READ CSR4. If this bit is CLEAR (value is '0') then the Interrupt FIFO is empty. Therefore, the interrupt was due to an error, assuming that Enable Interrupt On Error CSR0[7] is set.

Every READ from CSR5 and CSR4 contain the **SCRAMNet+** memory address of the data received from the network interrupt. Every READ of CSR5 and CSR4 will automatically increment the FIFO pointer to the next interrupt address for both registers. CSR4 should be read only if Interrupt FIFO Not Empty CSR5[15] is set. Continue to READ CSR5 and CSR4 until the Interrupt FIFO Not Empty bit is zero. Writing any value to CSR1 will re-enable interrupts. Reading ICCSR0 and/or ICCSR1 re-enables host interrupts (see Appendix B for EISA register descriptions.) See Page 4-28 for an example of a standard ISR algorithm for handling interrupts from the **SCRAMNet+** boards.



**WARNING:** If HIPRO is enabled, an interrupt may affect the sequence of addresses on a READ/WRITE if **SCRAMNet+** is manipulated in the ISR.

If an interrupt occurs before the interrupts have been armed, the interrupt will be placed in the Interrupt FIFO and it will occur when the interrupts are armed (CSR 1).

## 4.9 External Triggers

Two external triggers are provided by the **SCRAMNet+** Network. The external triggers will occur **only** if the ACR has been configured to enable them. Triggers 1 and 2 are generated by **SCRAMNet+** shared-memory access. Triggers generate a 26.64 ns TTL level compatible, non-terminated, output.

- Trigger 1 - Host READ/WRITE (ACR[2] enables)
- Trigger 2 - Network WRITE (ACR[3] enables)

Trigger 1 will be generated for any host access to **SCRAMNet+** memory.

Trigger 2 will be generated by a network WRITE to the **SCRAMNet+** memory.

The trigger output signals are available through the external-trigger connection pins, if installed on the board. Also, pin 7 of the Auxiliary Connector is connected to TRIG1.

The triggers can be used to measure time intervals or to start or stop an external event

### EXAMPLE 1 - MEASURE TRANSACTION TIME

Select a shared-memory address in node A and enable trigger 1 by setting ACR[2]. Select the same memory address in node B and enable trigger 2 by setting ACR[3]. Connect a wire from TRIG1 to an oscilloscope. Connect a wire from TRIG2 to the oscilloscope. Initiate a HOST WRITE to the node A memory address. When the corresponding NETWORK WRITE occurs, the time difference can be measured.

## EXAMPLE 2 - MEASURE RING TIME

Enable WRITE-ME-LAST mode on node A. Select a shared-memory address and enable trigger 1 and trigger 2 for that address. Connect a wire from TRIG (pin 3 - trigger 1 OR 2) to an oscilloscope. Initiate a HOST WRITE to that memory address. The time difference displayed on the oscilloscope will approximate the ring time—the time it takes from the HOST WRITE on node A to the NETWORK WRITE on node A.

## EXAMPLE 3 - SET OFF AN ALARM

Enable trigger 1 for the shared-memory address of a critical datum by setting ACR[2]. Connect a wire from TRIG1 to an alarm light. When the HOST WRITE to that memory address occurs, the light will come on.

### 4.10 General Purpose Counter/Timer

This 16-bit counter/timer can be programmed by changing CSR9[13,14] to select the desired mode as described in Table 4-15. CSR8[9] can be set to override the counter/timer mode settings and allow the counter/timer to run free at 26.66 ns (37.5 MHz). CSR9[12] can be set to generate an interrupt upon overflow of the counter/timer. The output from the event counter/timer is stored in CSR13. See Section 5.0 CSR DESCRIPTIONS, page 5-7, 5-13, and 5-16 for more information.

#### 4.10.1 Available Modes

The **SCRAMNet+** General Purpose Counter/Timer register (CSR13) can be used as a counter or a timer. The mode is selected via a combination of registers and bits which are explained on page 5-13. Table 4-15 describes the counter/timer modes available:

**Table 4-15 General Purpose Counter/Timer Modes**

Mode	Description
Count Errors:	Each error detected in CSR1 will increment the counter by 1.
Count Trigger 1 and 2:	Each time a trigger event occurs the counter will increment.
Transit Time:	Set this mode and clear the counter. The counter will begin counting when the next message is transmitted, and stop counting when any message generated by this node is received.
Network Events:	Count incoming network messages.
Free Run @ 26.66 ns:	Increment counter using internal 37.5 MHz clock. Counter will roll over every 1.78 ms.
Free Run @ 1.706 $\mu$ s with Trigger 2 to CLEAR:	Increment counter using the 585.9 KHz clock. Counter will roll over every 111.8 ms. Assertion of Trigger 2 will clear the counter.

#### 4.10.2 Rollover/Reset

A rollover/reset can generate an interrupt by setting Interrupt On General Purpose Counter/Timer Overflow Mask CSR9[12]. When this bit is set, an interrupt is generated to the host system. Whenever the counter register (CSR13) rolls over or overflows. Interrupt On Errors mode CSR0[7] must be enabled in order for this to work properly. The counter/timer will roll over when it reaches  $65,535 + 1$ .

Only one mode may be selected at a time since they use the same counter/timer register (CSR13) for output.

### 4.10.3 Presetting Values

The counter/timer register counts upward and may be preset with a value to arrive at the desired interrupt interval.

#### EXAMPLE

To set an interrupt to occur every 100 ms, the counter register is pre-loaded with '8717', so that when the counter reaches 65,536, only 100 ms would have passed instead of 111.8 ms.

The value of '8717' was determined by dividing the desired interrupt time of 100 ms (100,000  $\mu$ s) by the increment frequency of 1.760  $\mu$ s which results in 56,818. This is the number that would be in the counter register after 100 ms. To obtain a starting value of '8717', subtract 56,818 from 65535. The counter/timer will not roll over until it reaches 65,535 + 1.

See section 5.0, pages 5-7, 5-13, and 5-15 for additional information.

## 4.11 Modes of Operation

### 4.11.1 Data Filter

Many implementations of shared memory tend to rewrite data values to memory which have not actually changed. In order to reduce network traffic, the **SCRAMNet+** board has the ability to compare the new value with the old value of data and avoid sending unchanged data values out on the network. This feature is a type of data filtering and can be enabled without affecting node latency while improving network throughput. See Figure 4-4.


CSR0[10] and CSR0[11] control the operation of data filtering as shown in Table 4-16 (see Section 5.0 CSR DESCRIPTIONS for details of CSR operation):

- CSR0[10] enables the data filtering during transmission to the **SCRAMNet+** memory and only for the address space above the first 4 KB.
- CSR0[11] enables the address space of the first 4 KB to be data-filtered in conjunction with CSR0[10].

**Table 4-16 Data Filter Options**

Bit 11	Bit 10*	Result
0	1	Only the address space above 4 KB of shared memory is data-filtered
1	1	All shared memory is data-filtered

\* CSR0[10] must be ON for any data filtering to take place on that node.

**Figure 4-4 Data Filter Logic**

### 4.11.2 HIPRO Mode

#### WRITE

The **SCRAMNet+** network message is based on 32-bit longword data. If a host processor is only capable of 8- or 16-bit data transactions, then the **SCRAMNet+** bandwidth is quartered or halved, respectively. For each 32-bit data transaction from the host, two 16-bit data transactions, or four 8-bit transactions will occur on the bus each requiring a **SCRAMNet+** network WRITE.

The **HIPRO** mode was created to provide an efficient means to transmit two 16-bit data transactions as one 32-bit network WRITE. The first of the two 16-bit WRITES is to memory but is prevented from going onto the network. The second 16-bit WRITE to memory will trigger the WRITE of the 32-bit location to the network. HIPRO WRITE will not work if Disable Host to Memory Write CSR2[8] is set, because the first 16-bit WRITE must be to the **SCRAMNet+** memory.



**NOTE:** The order of writing the shortwords or bytes into the longword boundary does not matter. However, it is important that a HIPRO location receives a second shortword WRITE if a first shortword WRITE is initiated, or a total of 4-byte WRITES if a byte WRITE is initiated. Otherwise, it is possible to partially WRITE a 32-bit location causing the data to be lost and never be transmitted.

The **HIPRO** mode is also effective for transmitting user defined 16-bit data items. Two 16-bit data items may be sent as one 32-bit data item if they are consecutive and lie within the same 32-bit address boundary.

**HIPRO** mode is selected for those memory addresses which have ACR[4] set. **HIPRO** Enable CSR2[13] must also be set. Use a non-HIPRO location WRITE to synchronize the HIPRO flags.

### 4.11.3 Loopback Modes

Each node has a Monitor and Bypass mode, Wire Loopback mode, Mechanical Switch Loopback mode, and a Fiber-optic Loopback mode. These modes are used to check the node's performance and to test transmit/receive circuitry. The loopback mode routes data which would normally be transmitted on to the network, directly back to the node from different points.

Table 4-17 depicts the data path for the Monitor and Bypass mode.

Table 4-18 depicts the data path for Wire Loopback Mode.

Table 4-19 depicts the data path for Mechanical Switch Loopback Mode.

Table 4-20 depicts the data path for the Fiber-optic Loopback Mode.


Table 4-21 depicts the data path for the Insert Mode.

## MONITOR AND BYPASS MODE

This mode permits the node to receive data only. Network data is not re-transmitted.

**Table 4-17 Monitor and Bypass Mode States**

State	Register	Setting
Receive Enable	CSR0[0]	ON
Transmit Enable	CSR0[1]	DON'T CARE
Insert Enable	CSR0[15]	OFF
Enable Wire Loopback	CSR2[7]	OFF



**Figure 4-5 Monitor and Bypass Mode**




## WIRE LOOPBACK MODE

The Wire loopback permits testing of the internal circuitry and needs no manual external modifications to work. In this mode, the transmitted signal does not leave the board.

**Table 4-18 Wire Loopback Mode States**

State	Register	Setting
Receive Enable	CSR0[0]	ON
Transmit Enable	CSR0[1]	ON
Insert Enable	CSR0[15]	OFF
Enable Wire Loopback	CSR2[7]	ON




**Figure 4-6 Wire Loopback Mode**

## MECHANICAL SWITCH LOOPBACK MODE

This mode permits testing of all circuitry up to and including a major portion of the Media Card.

**Table 4-19 Mechanical Switch Loopback Mode States**

State	Register	Setting
Receive Enable	CSR0[0]	ON
Transmit Enable	CSR0[1]	ON
Insert Enable	CSR0[15]	ON
Enable Wire Loopback	CSR2[7]	OFF
Mechanical Switch Override	CSR8[11]	OFF




**Figure 4-7 Mechanical Switch Loopback Mode**

## FIBER-OPTIC LOOPBACK

When this mode is invoked, the output of the transmitter is connected by fiber optics directly to the input of the receiver, and the receiver is disconnected from the network.

**Table 4-20 Fiber-optic Loopback Mode States**

State	Register	Setting
Receive Enable	CSR0[0]	ON
Transmit Enable	CSR0[1]	ON
Insert Enable	CSR0[15]	ON
Enable Wire Loopback	CSR2[7]	OFF
Disable Fiber-optic Loopback	CSR2[6]	OFF
Mechanical Switch Override	CSR8[11]	ON



**Figure 4-8 Fiber-optic Loopback Mode**

The optional Fiber Optic Bypass Switch must be installed for this to work. However, in the absence of the Fiber Optic Bypass Switch, run fiber-optic cables from the node's transmitter output connectors to the receiver input connectors. This configuration, with Insert Node enabled, constitutes a Fiber-optic Loopback mode for stand-alone testing. Disable Fiber-optic Loopback CSR2[6] must be set ON when the node is in use as a part of the network. However, this configuration could not be used in a network ring in the place of an Fiber Optic Bypass Switch because it would cause a break in ring continuity.

The Fiber Optic Bypass Switch is used to provide fiber-optic ring continuity when a node is powered down or in loopback mode. CSR2[6] controls the operation of the Fiber Optic Bypass Switch by enabling or disabling Loopback mode. To disable the Fiber-optic Loopback mode, set CSR2[6] ON. This state allows data to be transmitted and received on the network ring for this node.

When the Fiber-optic Loopback mode is enabled (CSR2[6] OFF), the Fiber Optic Bypass Switch does not allow network data to be received by the node. Likewise, no data can be transmitted by the node into the network ring.

When power is lost to the Fiber Optic Bypass Switch, Fiber-optic Loopback mode is enabled regardless of its prior state in order to maintain ring integrity. This is also the default power-up state.

## NODE INSERT MODE

In this mode the node becomes part of the network (Figure 4-9).

**Table 4-21 Node Insert Mode**

State	Register	Setting
Receive Enable	CSR0[0]	ON
Transmit Enable	CSR0[1]	ON
Insert Node	CSR0[15]	ON
Enable Wire Loopback	CSR2[7]	OFF
Disable Fiber-optic Loopback	CSR2[6]	ON
Mechanical Switch Override	CSR8[11]	ON



**NOTE:** Do not enable the Wire Loopback and Fiber-optic Loopback and/or Mechanical Switch loopback modes simultaneously. A node in Wire Loopback mode and Insert Node will create a break in the network ring which will disable all nodes.





Figure 4-9 Insert Mode

#### 4.11.4 Holdoff Mode



**NOTE:** Use of the Holdoff mode is not recommended with the EISA bus.

To enable Holdoff mode, set CSR8[1] OFF. Holdoff mode automatically slows down CPU data WRITES to the **SCRAMNet+** memory when the Transmit FIFO becomes full. The Transmit FIFO serves as a buffer between the **SCRAMNet+** memory and the **SCRAMNet+** network.



**Figure 4-10 Quad Switch**

The Transmit FIFO can become full when the host CPU is writing to **SCRAMNet+** memory faster than the network can absorb the data. If a CPU is capable of writing to the **SCRAMNet+** memory on the bus at such a rate that the Transmit FIFO becomes full (1024 deep), data could be lost.

In the event that the Transmit FIFO becomes full, the hardware will automatically extend the next WRITE cycle until the Transmit FIFO empties at least one message. This prevents the loss of any data and is transparent to the user.

#### 4.11.5 Write-Me-Last Mode

The Write-Me-Last mode of operation allows the originating node to be the last node in the ring to have the data deposited to its memory. When the host performs a WRITE to the **SCRAMNet+** shared-memory, it is not immediately written to the host memory, but is first sent to the other **SCRAMNet+** nodes on the network.

Set CSR2[8] and CSR2[9] to enable the Write-Me-Last mode. If desired, this mode can also be used to generate interrupts to the originating node by setting CSR2[10] as well. CSR2[8] is the Disable Host to Shared Memory Write.

#### 4.12 Quad Switch

The Quad Switch is a switching center and is used to dynamically configure active **SCRAMNet** and **SCRAMNet+** ring(s).

The Quad Switch provides dynamic configuration of up to five separate rings. Each separate ring is connected to a port on the Quad Switch. Refer to Figure 4-10. Each ring can be isolated from the other rings or can be included with one or more of the other attached rings.

There is a single logical ring internal to the Quad Switch. The Quad Switch has five external ports which allow access to this logical ring. Ports 1 through 4 are accessible on the front of the Quad Switch cabinet. Port 5 access is at the rear of the cabinet.

All five ports have standard **SCRAMNet** transmitters and receivers. Each port can transmit data to and receive data from the internal ring.

The Quad Switch is designed so that a port will be switched into the ring if all its switching controls are enabled. Any one of the switching controls can cause the port to be switched out.

CSR0[3] HIE and CSR0[5] IMME must be set in order to set up interrupts.  
 CSR1[15:0] Contains various error and status conditions. Interrupts are re-armed whenever any value is written to CSR1.

Read Register ICCSR0 and/or ICCSR1 (zCA9H, zCAAH) to clear any pending interrupts.

CSR4[15:0] Contains the interrupt address bits A0-A15.

CSR5[6:0] Contains the interrupt address bits A22-A16.  
 CSR5[15] Contains the Interrupt FIFO Not Empty status.

If an interrupt has been received by the host processor from the SCRAMNet+ Network interrupt logic, the Interrupt Service Routine will be invoked. Interrupts will be disabled until re-armed by writing to CSR1. Host interrupts will be disabled until re-armed by reading from ICCSR0 and/or ICCSR1 (see Appendix B of this manual for EISA register descriptions.) Until that time, all other interrupts will be written into the Interrupt FIFO where they can be processed in the Interrupt Service Routine.

If CSR0[7] Interrupt On Errors is enabled, and the Interrupt FIFO is empty on the initial check of CSR5 in the Interrupt Service Routine, then an interrupt due to an error has occurred.

#### Read CSR5

Test the Interrupt FIFO Not Empty status bit 15  
 If (Interrupt FIFO is Empty)  
     Read CSR1 to determine the error condition(s)  
     Respond to any error conditions  
 End if

While (Interrupt FIFO is NOT Empty)  
     Save interrupt address bits A22-A16 from CSR5 (from previous read)  
     Read CSR4 and save interrupt address bits A15-A0  
     ...  
     Service interrupt according to interrupt address data or address  
     ...  
     Read CSR5 and save Interrupt FIFO Empty status  
 Endwhile

Write to the system motherboard Programmable Interrupt Controller (PIC) at the address dictated by the Interrupt Level selected to re-arm interrupts:

0x20 = 0x20 (Interrupt Level 1-8)  
 0xA0 = 0x20 (Interrupt Level 9-15)

Write to CSR1 to re-arm interrupts  
 Read ICCSR0 and/or ICCSR1 to re-enable host interrupts  
 Return from interrupt service routine

**Figure 4-11 Interrupt Service Routine**



## 5.0 CSR DESCRIPTIONS

### 5.1 Description

This section describes each Control/Status Register and the function of each bit. The name of each bit is indicative of its “set” state.

The registers are described using bit 0 as the Least Significant Bit (LSB). For example: Inserting *A7C3* *hex* in a 16-bit register would set bits 0, 1, 6, 7, 8, 9, 10, 13, and 15 ON.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0	1	1	1	1	1	0	0	0	0	1	1
A				7				C				3			

### TABLE OF CONTENTS

<b>Table 5-1</b> CSR0 - General SCRAMNet+ Enable and Reset .....	5-3
<b>Table 5-2</b> CSR1 - SCRAMNet+ Error Indicators .....	5-6
<b>Table 5-3</b> CSR2 - Node Control.....	5-8
<b>Table 5-4</b> CSR3 - Node Information.....	5-10
<b>Table 5-5</b> CSR4 - Interrupt Address (LSP).....	5-10
<b>Table 5-6</b> CSR5 - Interrupt Address and Status (MSP) .....	5-10
<b>Table 5-7</b> CSR6 - Reserved.....	5-11
<b>Table 5-8</b> CSR7 - Reserved.....	5-11
<b>Table 5-9</b> CSR8 - General SCRAMNet+ Extended Control Register.....	5-12
<b>Table 5-10</b> CSR9 - SCRAMNet+ Interrupt On Error Mask .....	5-13
<b>Table 5-11</b> CSR10 - Reserved.....	5-13
<b>Table 5-12</b> CSR11 - Reserved.....	5-13
<b>Table 5-13</b> CSR12 - SCRAMNet+ Virtual Paging Register .....	5-14
<b>Table 5-14</b> CSR13 - SCRAMNet+ General Purpose Counter/Timer.....	5-14
<b>Table 5-15</b> CSR14 - Reserved.....	5-15
<b>Table 5-16</b> CSR15 - Reserved.....	5-15
<b>Table 5-17</b> CSR16 - Reserved.....	5-15



Table 5-1 CSR0	
Bits	General SCRAMNet+ Enable and Reset (READ/WRITE)
1-0	<b>Network Communications Mode</b> - Bit 0 controls the receive enable, and Bit 1 controls the transmit enable.
00	<b>None</b> - In this mode, all communications between the node shared memory and the network is inhibited. The node is still able to pass network traffic but does not receive or transmit any data. Loopback modes are also meaningless unless the Host to Shared Memory WRITE bit is enabled.
01	<b>Receive Only</b> - In this mode, any received message is processed and written to node shared memory. Data written by the host is placed in the node shared memory and in the Transmit FIFO but is not sent out on the network. In this mode, the Transmit FIFO will fill and if the Error Interrupt is enabled, Transmit FIFO Full interrupt will be triggered. Before changing modes from Receive-Only to either Transmit-Only or Transmit/Receive, the Transmit FIFO should be cleared. If not, all buffered transmit messages will be sent out on the network.
10	<b>Transmit Only</b> - In this mode, any received message bypasses the shared memory and is passed on. Any message written by the host to node shared memory is transmitted on the network. However, any received message is not written to node shared memory. (Transmissions are subject to data filter characteristics.)
11	<b>Transmit/Receive</b> - In this mode, any received message is processed, written to node shared memory and passed on. Any message written by the host to node shared memory is transmitted on the network. This is the normal operation. (Transmissions are subject to data filter characteristics.)
2	<b>Redundant Transceiver Toggle</b> - When this bit is cycled '0', '1', '0', the optional redundant transceiver selected link is changed.
3	<b>Host Interrupt Enable</b> - When this bit is set, a received message that is written to node shared memory as an interrupt will generate an interrupt request, and the address will be written to the Interrupt FIFO. This bit must be set in order to receive any interrupts from the network.

Table 5-1 CSR0 (Continued)

Bits	General SCRAMNet+ Enable and Reset (READ/WRITE)
4	<b>Auxiliary Control RAM Enable</b> - When this bit is set, the ACR bytes are swapped in place of the corresponding least-significant byte of every four-byte word in <b>SCRAMNet+</b> memory. The values written to those ACR byte locations dictate the type of interrupt that will occur when the 4-byte memory location is written into. The ACR has five bits for interrupt control:
	ACR[0] - <b>Receive Interrupt Enable</b> - Setting this bit generates an interrupt to the host for network interrupt data received in this location.
	ACR[1] - <b>Transmit Interrupt Enable</b> - Setting this bit generates an interrupt to the network for a host WRITE to this shared-memory location.
	ACR[2] - <b>External Trigger 1</b> - Setting this bit generates a trigger signal to an external connector whenever there is a host READ/WRITE access to this shared-memory location.*
	ACR[3] - <b>External Trigger 2</b> - Setting this bit generates a trigger signal to an external connector whenever there is a network WRITE to this shared-memory location.*
	ACR[4] - <b>HIPRO location enable</b> - Setting this bit causes the two 16-bit data or four 8-bit items within the 32-bit address boundary to be transmitted as one 32-bit network message. CSR2[13] must also be set for this action to occur.
5	<b>Interrupt On Memory Mask Match Enable</b> - This bit must be set in order for any type of memory interrupt to occur.
6	<b>Override Receive Interrupt Enable Flag</b> - When this bit is set, an interrupt is generated to the host by any interrupt data received from the network regardless of the status of the ACR Receive Interrupt bit.
7	<b>Enable Interrupt on Error</b> - When this bit is set, Interrupt FIFO Full, Protocol Violation, Bad Message and/or Receiver Overflow conditions cause an interrupt request.
8	<b>Network Interrupt Enable</b> - This bit must be set to transmit interrupt data to the network.
9	<b>Override Transmit Interrupt Enable Flag</b> - When this bit is set, an interrupt is sent out on the network regardless of the status of the ACR Transmit Interrupt bit.

\* Version C only. Version B requires additional hardware.

Table 5-1 CSR0 (Continued)

Bits	General SCRAMNet+ Enable and Reset (READ/WRITE)
10	<b>Enable Transmit Data Filter</b> - When clear, the entire address space is not filtered and the node is capable of transmitting all messages written to the node shared memory by the host on the network. When set, the data-filter function is enabled for the address space above the first 4 K bytes of <b>SCRAMNet+</b> memory. Bit 11 controls the lower 4 K bytes.
11	<b>Enable Lower 4 K Bytes For Data Filter</b> - When set, the lower 4 K bytes of address space is data filtered if bit 10 is also set. When disabled, the address space will not be filtered.
12	<b>Reset Receive/Transmit FIFO</b> - This bit must be toggled from '0' to '1' and back to '0' in order to reset the Receive/Transmit FIFO. The R/T FIFO is a temporary high-speed holding area for data flowing through the network.  <b>NOTE:</b> If the R/T FIFO were to be reset during active network transmissions, the data in the FIFO at that time would be lost and it would cause errors on the downstream nodes in the network ring.
13	<b>Reset Interrupt FIFO</b> - This bit must be toggled from '0' to '1' and back to '0' to reset the Interrupt FIFO.
14	<b>Reset Transmit FIFO</b> - This bit must be toggled from '0' to '1' and back to '0' to reset the Transmit FIFO.
15	<b>Insert Node</b> - This bit controls the nodes communications mode on the network as either a receiver only or a receiver/transmitter. On power-up, this bit is OFF which translates to the receiver-only mode. This allows user-written software (on each host processor on the network) to be initiated from one node whenever the network is started cold. When this bit is ON, the node is "inserted" into the network ring as a receiver/transmitter which is the normal operating mode if the Fiber Optic Loopback CSR2[6] is disabled. This bit is invalid when the Enable Wire Loopback CSR2[7] is ON.

Table 5-2 CSR1	
Bits	<b>SCRAMNet+ Error Indicators</b> (READ Only with WRITE/RESET for interrupts) Reading CSR1 resets the latched error conditions by clearing bits 0, 2, 4, 6, 7, 8, 9, 10, 11, 12, 13.
0	<b>Transmit FIFO Full (Latched)</b> - When this bit is set, the Transmit FIFO Full condition exists. This occurs when there is more data coming from the host to the network than the network can absorb. When the shared memory is full, host WRITES are held off by the <b>SCRAMNet+</b> host interface logic until the Transmit FIFO is no longer full.
1	<b>Transmit FIFO Not Empty</b> - This bit does not represent any type of error condition, but rather just a report on the state of the Transmit FIFO. A '0' represents an empty FIFO, where a '1' indicates at least one message in the FIFO.
2	<b>Transmit FIFO 7/8 Full (Latched)</b> - This bit indicates that the Transmit FIFO is 7/8 full. A '0' represents a FIFO that is less than 7/8 full, where a '1' indicates the FIFO is backing up and is more than 7/8 full.
3	Always 0
4	<b>Interrupt FIFO Full (Latched)</b> - When this bit is set, the Interrupt FIFO Full error condition exists. Reset the Interrupt FIFO by toggling CSR0[13] to ON then to OFF.
5	<b>Protocol Violation (Latched)</b> - When this bit is ON, there has been a signal error at the physical layer (fiber or coax) resulting from noise on the transmission lines or a result of hardware failure. It can be any one of the following: Missing transition for two clock periods on either line Parity error Framing error
6	<b>Carrier Detect (Latched)</b> - This bit is set if the receivers do not detect any or enough output from the previous node's transmitters. This is usually an indication that the fiber-optic lines have become disconnected or there may be dust/dirt where the fiber-optic connections have been made. Visually inspect the network lines.
7	<b>Bad Message (Latched)</b> - When this bit is set, the hardware has detected an error in the message packet received on the network. If this error persists, it is an indication that a hardware problem on the <b>SCRAMNet+</b> board may exist.
8	<b>Receiver Overflow (Latched)</b> - When this bit is set, the Receive FIFO has received more data than the node is able to process. This condition may indicate a hardware problem on the board.
9	<b>Transmit Retry (Latched)</b> - This bit is set if a message returns to the originating node with bit errors. The message is automatically retransmitted indefinitely until it returns without bit errors. This is considered to be an error condition.
10	<b>Transmit Retry Time-out (Latched)</b> - This bit is set if a message does not return to the originating node within the time-out value specified in CSR5. The message is automatically retransmitted indefinitely until it returns. This is considered to be an error condition.

Table 5-2 CSR1 (continued)

Bits	SCRAMNet+ Error Indicators (READ Only with WRITE/RESET for interrupts)
11	<b>Redundant Transmit/Receive Fault (Latched)</b> - This bit is set if the currently selected optional redundant transceiver has faulted and reverted to the other link. The default value is '0'
12	<b>General Purpose Counter/Timer Overflow (Latched)</b> - This bit toggles a 16-bit counter/timer. The events to be counted/timed are set using CSR8[9]; CSR9[13]; and CSR9[14]. The output is held in CSR13. The counter/timer can: count errors, count trigger events for triggers 1 and 2, transmit time, network events, free run @ 26.66 ns, and free run @ 1.706 ns with trigger 2 CLEAR.
13	<b>Current Link (Latched)</b> - This bit tells which of the optional redundant transceivers is currently selected as the active link. The default value is 1=A.
14	<b>Interrupts Armed</b> - During interrupt operation, this bit indicates that the conditions to receive an interrupt are active. If this bit is '0', then no interrupts will be received by the host. When CSR1 is written to, then the interrupts-armed bit returns to an active status.
15	<b>Fiber Optic Bypass Not Connected</b> - This is a status bit concerning the installation of the optional Fiber Optic Bypass Switch. A '0' in this bit indicates that the bypass switch is installed while a '1' indicates it is not installed. Fiber-optic Loopback mode CSR2[6] is dependent upon the Fiber Optic Bypass Switch being installed.

Table 5-3 CSR2

Bits	Node Control (READ/WRITE)
5-0	These bits are related to lines connected through the MUX control port and are available to the host interface. They are not required to connect to anything
6	<b>Disable Fiber-optic Loopback</b> - When this bit is '0' (power up default), the output of the transmitter is connected by fiber optics directly to the input of the receiver, and the receiver is disconnected from the network. The optional Fiber Optic Bypass Switch must be installed for this mode to be effective. This mode is valid only when the Insert Node CSR0[15] is ON. Set this bit to disable the loopback mode when the node is in use as a part of the network.
7	<b>Enable Wire Loopback</b> - When this bit is set, the output of the transmitter is connected by wire directly to the input of the receiver, and the receiver is disconnected from the network. The purpose of this bit is purely diagnostic. This mode is valid only when the Insert Node CSR0[15] is OFF.
8	<b>Disable Host to Memory Write</b> - When this bit is set, the host WRITES are not written to the host node's shared memory, but are sent out on the network if Transmit CSR0[1] is ON.
9	<b>Write Own Slot Enable</b> - When this bit is set, the message slot (or packet) sent out to the network can be received by the originating node. This is not the normal procedure but may be used (in conjunction with CSR2[10]) when it is desired to generate an interrupt to the host, written by the host.
10	<b>Enable Interrupt On Own Slot</b> - When this bit is set, a message with the interrupt bit set can be received by the originating node if CSR2[9], is also set. This coupling enables a host processor to interrupt itself (Self Interrupt).
11	<b>Message Length Limit</b> - Variable maximum message size: 1024 bytes or 256 byte. It is used in conjunction with CSR2[12,14,15] to enable Plus mode communication protocols.

## Write-Me-Last/Self-Interrupt Mode Definition

Bit 10	Bit 9	Bit 8	Mode
0	1	1	WRITE ME LAST mode
1	1	0	SELF-INTERRUPT mode
1	1	1	WRITE ME LAST with SELF-INTERRUPT mode



Table 5-3 CSR2 (continued)

Bits	Node Control (READ/WRITE)
12	<b>Variable Length Messages on Network</b> - When ON, this bit enables variable length messages. It is used in conjunction with CSR2[11,14,15] to enable PLUS mode communication protocols (see below).
13	<p><b>HIPRO Enable</b> - When this bit is set, the two 16-bit shortwords associated with the longword addressed at ACR[4], will be transmitted onto the network as one 32-bit longword. The first shortword WRITE will be held until the second shortword WRITE occurs, which results in the 32-bit data value to be written to the network.</p> <p><b>Exceptions:</b>  HIPRO will not work when Disable Host to Memory WRITE CSR2[8] is set.  HIPRO will not work when writing two separate shortwords while using interrupts.</p>
14	<b>Multiple Messages</b> - This bit allows multiple native messages on the network. It is used in conjunction with CSR2[11,12,15] to enable the BURST mode communication protocol (see below).
15	<b>No Network Error Correction</b> - This bit is used in conjunction with CSR2[12] and CSR2[14] to enable communication protocols: BURST or PLATINUM mode and the variable length message PLUS (+) mode (see below).

## SCRAMNet+ Protocol Mode Definition

Network Mode	CSR2[15]	CSR2[14]	CSR2[12]	CSR2[11]
	No Error Correction	Multiple Message	Variable Length	Message Size Maximum
BURST	1	1	0	NO MEANING
PLATINUM	0	1	0	NO MEANING
BURST+	1	1	1	1=1024, 0=256
PLATINUM+	0	1	1	1=1024, 0=256

Table 5-4 CSR3

Bits	Node Information (READ ONLY)
7-0	<p><b>Node Number Count</b> - These bits represent the total number of <b>SCRAMNet+</b> nodes on the network. This value is dynamically determined by the hardware and ranges from 0 to 255 depending upon the number of nodes actually on the network.</p> <p><b>Transmit AGE</b> - This field is also used to READ/WRITE the T_AGE[7:0] field. This register reflects this field when the ID_MUX bit in CSR8[0] is set.</p>
15-8	<p><b>Node Identification Number</b> - These bits represent the <b>SCRAMNet+</b> node identification number. Each node must have a unique identification number from 0 to 255 for each network ring. The NODE ID need not be in sequential order.</p> <p><b>Receive ID</b> - This field is also used to READ/WRITE the RXID[7:0] field. This register reflects this field when the ID_MUX bit in CSR8[0] is set.</p>

Table 5-5 CSR4

Bits	Interrupt Address (LSP) (READ ONLY)
15-0	<p><b>LSP of the Interrupt Address</b> - These bits represent the LSP of the interrupt address (A15 - A0). Bits 0 and 1 are always '0' since the addresses are on four-byte boundaries.</p>

Table 5-6 CSR5

Bits	Interrupt Address and Status (READ ONLY)*
6-0	<p><b>MSP of the Interrupt Address</b> - These 7 bits represent the MSP of the interrupt address (A22 - A16). When coupled with CSR4, this address represents the <b>SCRAMNet+</b> memory location of the interrupt.</p>
13-7	Reserved
14	<p><b>Retry Interrupt FIFO Bit</b> - This bit is set when an interrupt message is received that has its message retry bit set. This can be checked in the interrupt service routine to guard against double interrupts from the same message if it happens to be retransmitted.</p>
15	<p><b>Interrupt FIFO Not Empty</b> - When this bit is clear, the Interrupt FIFO is empty. Do not READ CSR4 when this bit is '0'. When this bit is set, it signals that CSR5 and CSR4 contain a legitimate interrupt address.</p>
<p>* Writing the Network Time-out value to CSR5 stores it in shadow memory. Do not set this value to '0'. A value of '0' prevents host-generated data from leaving the Transmit FIFO.</p>	

Table 5-7 CSR6	
Bits	Reserved
15-0	Not Used

Table 5-8 CSR7	
Bits	Reserved
15-0	Not Used

Table 5-9 CSR8	
Bits	General SCRAMNet+ Extended Control Register
0	<b>ID Multiplex</b> - When set to 1, CSR3 contains the T_AGE and RXID fields.
1	<b>Disable Holdoff</b> - When set, this bit disables the Holdoff feature.
7-2	These bits are used for programming the EEPROM.
8	<b>CSR Reset</b> - Setting this bit causes bus errors. On reset, CSRs load from EEPROM.
9	<b>General Purpose Counter/Timer Free Run</b> - Setting this bit causes the GPC to free run at a rate of 37.5 MHz (26.66 ns). This counter mode overrides all other counter mode settings.
10	<b>Receive Interrupt Override</b> - When this bit is set, all incoming network messages are treated as interrupt messages.
11	<b>Mechanical Switch Override</b> - Normally set to ON. When OFF, Mechanical Switch Loopback Mode is invoked.
14-12	<b>Memory Size Configuration</b> - These bits indicate the memory-size code and are used in conjunction with the memory address stored in CSR10 and 11. The memory size is automatically calculated. (See below)
15	Reserved (Always 1).

### Memory Size Configuration

Bit 14	Bit 13	Bit 12	Memory Size
1	1	1	4 KB
1	1	0	128 KB
1	0	1	512 KB
1	0	0	1 MB
0	1	1	2 MB
0	1	0	4 MB
0	0	1	8 MB

Table 5-10 CSR9	
Bits	SCRAMNet+ Interrupt On Error Mask *
0	Transmit FIFO Full Mask
1	Transmit FIFO not Empty Mask
2	Transmit FIFO 7/8 Full Mask
3	Built In Self Test Stream (BIST) - Internal 82-bit BIST shift register output.
4	Interrupt FIFO Full Mask
5	Protocol Violation Mask
6	Carrier Detect Fail Mask
7	Bad Message Mask
8	Receiver Overflow Mask
9	Transmitter Retry Mask
10	Transmitter Retry Due to Time Out Mask
11	Redundant TX/RX Fault Mask
12	Interrupt on General Purpose Counter/Timer Overflow Mask
13	See Below
14	See Below
15	Fiber Optic Bypass Switch Not Connected Mask

\* To enable an On-Error mask, set the bit to '1'.

### General Purpose Counter/Timer Modes

CSR8[9]	CSR9[14]	CSR9[13]	Counter/Timer Modes
0	0	0	Count Errors
0	0	1	Count Trigs (1&2)
0	1	0	Transit Time
0	1	1	Network Events
1	1	X	Free Run @ 26.66 ns
1	0	1	1.706 $\mu$ s w/trig 2 CLR

Table 5-11 CSR10	
Bits	Reserved
15-0	Not Used

Table 5-12 CSR11	
Bits	Reserved
15-0	Not Used

Table 5-13 CSR12

Bits	SCRAMNet+ Virtual Paging Register	
0	VP	<b>Virtual Paging Enable.</b> When ON, this bit enables Virtual Paging.
4-1	-0-	Always zero
5	VP_A12	<b>Virtual Page number.</b> The significance of this register is dependent on the memory size. (e.g. For 4 MB, only VP_A22 is valid; for 4 KB, VP_A[22:12] are valid.
6	VP_A13	
7	VP_A14	
8	VP_A15	
9	VP_A16	
10	VP_A17	
11	VP_A18	
12	VP_A19	
13	VP_A20	
14	VP_A21	
15	VP_A22	

Table 5-14 CSR13

Bits	General Purpose Counter/Timer	
0	RD_COUNT[0]	This is a General Purpose Counter/Timer register. It can be used to count trigger 1 and 2 events, count errors, or other events as programmed by CSR9[13,14].
1	RD_COUNT[1]	
2	RD_COUNT[2]	
3	RD_COUNT[3]	
4	RD_COUNT[4]	
5	RD_COUNT[5]	
6	RD_COUNT[6]	
7	RD_COUNT[7]	
8	RD_COUNT[8]	
9	RD_COUNT[9]	
10	RD_COUNT[10]	
11	RD_COUNT[11]	
12	RD_COUNT[12]	
13	RD_COUNT[13]	
14	RD_COUNT[14]	
15	RD_COUNT[15]	

**Table 5-15 CSR14**

<b>Bits</b>	<b>Reserved</b>
15-0	Not Used

**Table 5-16 CSR15**

<b>Bits</b>	<b>Reserved</b>
15-0	Not Used

**Table 5-17 CSR16**

<b>Bits</b>	<b>Reserved</b>
15-0	Not Used



## 6.0 PHYSICAL FEATURES

### 6.1 EISA Board Layout, Version B




Figure 6-1 EISA, Version B

### 6.1.1 SIMM (J2)

If there are no SIMMs installed, the shared memory defaults to the 4 KB or 128 KB on-board memory, as ordered from the factory.

### 6.1.2 Ground (J3)

The PCI comes with the Chassis Ground set as the default. The Signal Ground is a user option.

### 6.1.3 EEPROM WRITE (J303)

Enable to record new power-up values for the Control/Status Registers. Disable to prevent WRITE.

### 6.1.4 EEPROM READ (J304)

Enable to READ EEPROM on power-up. Disable to prevent READ.

### 6.1.5 LED Status Indicator

#### INSERT

The green Insert LED is ON when the node is Inserted into the **SCRAMNet+** Network ring. This is the result of setting CSR 0[15].

#### CARRIER DETECT

The green carrier detect LED is ON when there is a valid pair of transmit lights from the previous **SCRAMNet+** node into this node's receiver pair. If the fiber-optic cables are connected and the carrier detect LED is OFF, then the ring integrity is NOT valid. This condition indicates improper fiber-optic cabling or problems with the down-line node's transmitter(s).

### 6.1.6 Auxiliary Connection

The Auxiliary Connection at the Media Card is used for communication with the Fiber Optic Bypass Switch or other external connection.

### 6.1.7 Media Card

The Media Card is the interface between the **SCRAMNet+** support circuitry and the transmission medium: optical fiber or coaxial cables. It is mounted on the PCI board as a Mezzanine board. The PCI board will support either option, depending on the configuration of the network.

One model of the Media Card has coaxial connections and the other has fiber-optic connections.

The **SCRAMNet+** Support Circuitry supplies the same signal to the Media Card, regardless of the transmission medium supported by the Media Card. The Media Card converts the generic signal from the **SCRAMNet+** Support Circuitry to one appropriate to the transmission medium.

## 6.2 Part Number and Version

The last two characters of the part number represent the version. For example: A-H-PR-BCEISA##-#-0-C1 indicates the board is version C1.



### 6.3.1 Memory (J2)

The Memory jumper (J2) permits selection of any one of three options.

- If SIMMs are installed on the EISA board
- If no SIMMs are installed, and the 4 KB option is desired
- If no SIMMs are installed, and the 128 KB option is desired

### 6.3.2 Ground (J3)

The PCI comes with the Chassis Ground set as the default. The Signal Ground is a user option. (See Section 3.0: INSTALLATION)

### 6.3.3 External Trigger Connections (J4)

The **SCRAMNet+** board generates two external triggers. Activating the triggers for any shared memory location will cause an external trigger to be generated when that memory location is accessed. The four pin connections provide access to TRIG2, TRIG1, TRIG2 or TRIG1, and GROUND. These connections can be used to start/stop

The trigger output signals are available through the external-trigger connection pins at J4. Also, pin 7 of the Auxiliary Connector is connected to TRIG2.

The triggers can be used to measure time intervals or to start or stop an external event

### 6.3.4 Media Card Connection (J302)

The Media Card is the interface between the **SCRAMNet+** support circuitry and the transmission medium: optical fiber or coaxial cables. It is mounted on the PCI board as a Mezzanine board. The PCI board will support either option, depending on the configuration of your network.

One model of the Media Card has coaxial connections and the other has fiber-optic connections.

The **SCRAMNet+** Support Circuitry supplies the same signal to the Media Card, regardless of the transmission medium supported by the Media Card. The Media Card converts the generic signal from the **SCRAMNet+** Support Circuitry to one appropriate to the transmission medium.

## 6.4 SIMMs

If there are no SIMMs installed, the shared memory defaults to the 4 KB or 128 KB on-board memory, as ordered from the factory.

## 6.5 Part Number and Version

The last two characters of the part number represent the version. For example: A-H-PR-BCEISA##-#-0-C1 indicates the board is version C1.

### 6.6 Troubleshooting LEDs

The Host and Network internal access bi-color LED indicators on the board can be used to assist with troubleshooting or fine tuning of the network. There is no external remote indicator, so the chassis must be left open in order to see the LEDs.

The bi-color LEDs show either green (G) or yellow (Y)

1	G-MEM Y-CSR	HOST
2	G-READ Y-WRITE	
3	ACK	
4	G-MEM INT Y-ERR INT	
5	MSG WT	NETWORK
6	ERROR	
7	FGN MSG	
8	OWN MSG	

Figure 6-3 LED Indicators

*This page intentionally left blank*

# APPENDIX A

## CSR SUMMARY

### TABLE OF CONTENTS

A.1 CSR0 - General SCRAMNet+ Enable and Reset.....	A-1
A.2 CSR1 - SCRAMNet+ Error Indicators.....	A-2
A.3 CSR2 - Node Control.....	A-3
A.4 CSR3 - Node Information.....	A-4
A.5 CSR4 - Interrupt Address (LSP).....	A-5
A.6 CSR5 - Interrupt Address (MSP) and Status (READ Only*).....	A-6
A.7 CSR6 - Reserved.....	A-6
A.8 CSR7 - Reserved.....	A-6
A.9 CSR8 - General SCRAMNet+ Extended Control Register.....	A-7
A.10 CSR9 - SCRAMNet+ Interrupt-On-Error Mask.....	A-8
A.11 CSR10 - Reserved.....	A-8
A.12 CSR11 - Reserved.....	A-8
A.13 CSR12 - SCRAMNet+ Virtual Paging Register.....	A-9
A.14 CSR13 - SCRAMNet+ General Purpose Counter Timer.....	A-9
A.15 CSR14 - Reserved.....	A-10
A.16 CSR15 - Reserved.....	A-10
A.17 Auxiliary Control RAM (R/W).....	A-10





## A.1 CSR0 - General SCRAMNet+ Enable and Reset

Bit	Function	Name
0	Receive Enable	RX_ENB
1	Transmit Enable	TXEN
2	Redundant TxRx Toggle	RTT
3	Host Interrupt Enable	HIE
4	Auxiliary Control RAM Enable	ACRE
5	Interrupt on Memory Mask Match Enable	IMME
6	Override RIE Flag	ORF
7	Interrupt on Errors	IOE
8	Network Interrupt Enable	NIE
9	Override TIE Flag	OTF
10	Enable Tx Data Filter	DFEN
11	Enable Lower 4 Kbytes for Data Filter	EN4K
12	RESET Rx/Tx FIFO	RTRF
13	RESET Interrupt FIFO	RSTIF
14	RESET Transmit FIFO	RTXF
15	Insert Node	INSRT

## A.2 CSR1 - SCRAMNet+ Error Indicators

Bit	Function	Name
0	Transmit FIFO Full	TXFF
1	Transmit FIFO Not Empty	TXFNE
2	Transmit FIFO 7/8 Full	TXFAF
3	(Always 0)	Not Used
4	Interrupt FIFO Full	IFF
5	Protocol Violation	PV
6	Carrier Detect Failure	CDF
7	Bad Message	BB
8	Receiver Overflow	RXO
9	Transmit Retry	TXRTY
10	Transmit Retry Time-out	TO
11	Redundant TxRx Fault	RTF
12	General Purpose Counter/Timer Overflow	GPCTO
13	Redundant TxRx Link 1=A/0=B	RTLAB
14	Interrupts Armed - Write to re-arm	IARM
15	Fiber Optic Bypass Not Connected	FOB

### A.3 CSR2 - Node Control

Bit	Function	Name
5-0	Available to Host	
6	Disable Fiber Optics Loopback	FO_DIS
7	Enable Wire Loopback	EN_WR_LPB
8	Disable Host to SM Write	DIS_H_M_WR
9	Enable Write of Our Own Slot to Memory	WOSEN
10	Enable Interrupt on Receipt of Own Interrupt Slot	IOSEN
11	1024 vs 256 variable size max (bytes)	LEN_LIMIT
12	Variable length messages on network	VAR_LEN
13	HIPRO Write Enable	HIPRO
14	Allow multiple native messages on network	MULTIPLE_MSG
15	No Network Error Correction	NO_ERR_CRCT

#### Write-Me-Last/Self-Interrupt Mode Definition

Bit 10	Bit 9	Bit 8	Mode
0	1	1	WRITE ME LAST mode
1	1	0	SELF-INTERRUPT mode
1	1	1	WRITE ME LAST with SELF-INTERRUPT mode

#### SCRAMNet+ Protocol Mode Definition

Network Mode	CSR2[15]	CSR2[14]	CSR2[12]	CSR2[11]
	No Error Correction	Multiple Message	Variable Length	Message Size Maximum
<b>BURST</b>	1	1	0	NO MEANING
<b>PLATINUM</b>	0	1	0	NO MEANING
<b>BURST+</b>	1	1	1	1=1024, 0=256
<b>PLATINUM+</b>	0	1	1	1=1024, 0=256

**A.4 CSR3 - Node Information**

Bit	Function	Name
0	Node Number Count* (Valid After a Transmission from the Node)	NN0
1		NN1
2		NN2
3		NN3
4		NN4
5		NN5
6		NN6
7		NN7
8	Node ID Number*	NID0
9		NID1
10		NID2
11		NID3
12		NID4
13		NID5
14		NID6
15		NID7

\* When ID\_MUX CSR8[0] is set:  
CSR8[7:0] = Transmit AGE  
CSR8[15:8] = Receive ID.

## A.5 CSR4 - Interrupt Address (LSP)

Bit	Function	Name
0	Interrupt FIFO Address Field (LSP)	Always = 0
1		Always = 0
2		RFA2
3		RFA3
4		RFA4
5		RFA5
6		RFA6
7		RFA7
8		RFA8
9		RFA9
10		RFA10
11		RFA11
12		RFA12
13		RFA13
14		RFA14
15		RFA15

**A.6 CSR5 - Interrupt Address (MSP) and Status (READ Only\*)**

Bit	Function	Name
0	Interrupt FIFO Address Field (MSP)	RFA16
1		RFA17
2		RFA18
3		RFA19
4		RFA20
5		RFA21
6		RFA22
13-7	Reserved	0
14	Retry Bit in Interrupt FIFO	(RF_RETRY)
15	Interrupt FIFO Not Empty	(~RX_F_E)

\* Writing the Transmit Time-out value to CSR5 stores in shadow memory. Do not set this value to '0'. A value of '0' prevents host-generated data from leaving the Transmit FIFO.

**A.7 CSR6 - Reserved**

Not Used

**A.8 CSR7 - Reserved**

Not Used

## A.9 CSR8 - General SCRAMNet+ Extended Control Register

Bit	Function	Name
0	1 is CSR3=T_AGE & RXID fields	ID_MUX
1	Disable HOLDOFF feature	DIS_HOLD
2	Chip select to EEPROM	CSR_CS0
3	Ext. Chip Select for AUX MICROWIRE peripheral	CSR_CS1
4	MICROWIRE DOUT pin	CSR_DOUT
5	EEPROM program enable	E_PRE
6	CLK line to MICROWIRE port	CSR_CK
7	DIN line connected to the MICROWIRE DOUT pins	E_DIN
8	Initiate initiation sequence - CSR Reset	CSR_RST
9	Override Counter mode	GPC_FRE
10	Receive Interrupt Override	RX_INT_OVR
11	1 = Mechanical Switch Override 0 = Invoke Mech. Switch Loopback Mode	C_MECHSW
12	Memory Size Configuration (See below)	MC10
13	Memory Size Configuration (See below)	MC11
14	Memory Size Configuration (See below)	MC12
15	Reserved (always 1)	1

### Memory Size Configuration

Bit 14	Bit 13	Bit 12	Memory Size
1	1	1	4 KB
1	1	0	128 KB
1	0	1	512 KB
1	0	0	1 MB
0	1	1	2 MB
0	1	0	4 MB
0	0	1	8 MB

## A.10 CSR9 - SCRAMNet+ Interrupt-On-Error Mask

Bit	Function	Name
0	Transmit FIFO Full mask	M_TX_F_F
1	Transmit FIFO Not Empty mask	M_TX_F_E
2	Transmit FIFO 7/8 Full Mask	M_TX_F_AF
3	Internal 82 bit BIST shift register output	BIST_STREAM
4	Receiver FIFO Full Mask	M_RX_F_F
5	Protocol Violation mask	M_PV
6	Carrier Detect Fail mask	M_CD_FAIL
7	Bad Message mask	M_BM
8	Receiver Overflow mask	M_RX_OVR
9	Transmitter Retry mask	M_RETRY
10	Transmitter Retry - Time-out	M_RETRY_T_O
11	Redundant Transmit/Receive Fault mask	M_FAULT
12	Interrupt on General Purpose Counter Overflow	M_COUNT_OVR
13	General Purpose Counter/Timer Modes (Below)	M_INC_TRIGS
14	General Purpose Counter/Timer Modes (Below)	M_INC_ERRS
15	Fiber Optic Bypass Not Connected mask	M_FO_BYPASS

### General Purpose Counter/Timer Modes

CSR8[9]	CSR9[14]	CSR9[13]	Counter Modes
0	0	0	Count Errors
0	0	1	Count Triggers (1 & 2)
0	1	0	Transit Time
0	1	1	Network Events
1	1	X	Free Run @ 26.66 ns
1	0	1	1.706 $\mu$ s\w Trig 2 CLR

## A.11 CSR10 - Reserved

Not Used

## A.12 CSR11 - Reserved

Not Used



### A.13 CSR12 - SCRAMNet+ Virtual Paging Register

(Refer to Section 4, paragraph 4.2.1, and Section 5, page 5-15 for additional information)

Bit	Function	Name
0	Enables Virtual Paging when set	VP
4-1	Reserved	0
5	Virtual Page Number	VP_A12
6		VP_A13
7		VP_A14
8		VP_A15
9		VP_A16
10		VP_A17
11		VP_A18
12		VP_A19
13		VP_A20
14		VP_A21
15		VP_A22

### A.14 CSR13 - SCRAMNet+ General Purpose Counter Timer

(Refer to Section 4, paragraph 4.9, and Section 5, page 5-16 for additional information)

Bit	Function	Name
0	Counter/Timer register	RD_COUNT[0]
1	Counter/Timer register	RD_COUNT[1]
2	Counter/Timer register	RD_COUNT[2]
3	Counter/Timer register	RD_COUNT[3]
4	Counter/Timer register	RD_COUNT[4]
5	Counter/Timer register	RD_COUNT[5]
6	Counter/Timer register	RD_COUNT[6]
7	Counter/Timer register	RD_COUNT[7]
8	Counter/Timer register	RD_COUNT[8]
9	Counter/Timer register	RD_COUNT[9]
10	Counter/Timer register	RD_COUNT[10]
11	Counter/Timer register	RD_COUNT[11]
12	Counter/Timer register	RD_COUNT[12]
13	Counter/Timer register	RD_COUNT[13]
14	Counter/Timer register	RD_COUNT[14]
15	Counter/Timer register	RD_COUNT[15]

**A.15 CSR14 - Reserved**

Not Used

**A.16 CSR15 - Reserved**

Not Used

**A.17 Auxiliary Control RAM (R/W)**

Bit	Function	Name
0	Receive Interrupt Enable	RIE
1	Transmit Interrupt Enable	TIE
2	External Trigger 1 (Host Read/Write)	ET1
3	External Trigger 2 (Network Write)	ET2
4	HIPRO	HIPRO
7-5	Reserved	0

# APPENDIX B

## EISA CONTROL/STATUS REGISTERS


### Table of Contents

B.1 Expansion Board Control Register .....	B-1
B.2 Memory Address Compare Register .....	B-1
B.3 Memory Address Mask Register.....	B-2
B.4 I/O Address Compare Register .....	B-2
B.5 I/O Address Mask Register .....	B-3
B.6 Module Configuration Registers .....	B-3
B.7 Module Control Register 7.....	B-4
B.8 Byte Swap Register .....	B-4
B.9 Interrupt Channel Configuration/Status Register 0 .....	B-5
B.10 Interrupt Channel Configuration/Status Register 1 .....	B-5
B.11 Function Control Register .....	B-6



## B.1 Expansion Board Control Register


Following a hardware reset, the board remains disabled until the ENABLE bit is set to '1'.



**Figure B-1 Expansion Board Control Bits Register**

## B.2 Memory Address Compare Register

This register is associated with memory area 0 (which uses the compare-and-mask method of decoding).



**Figure B-2 Memory Address Compare Register**

### B.3 Memory Address Mask Register

This register is also associated with memory area 0. Address bits corresponding to bits set to '1' in the Memory Address Mask Register are ignored during address decoding.

Name: Memory Address Mask Register (MAMR)

EISA Address: xC8DH - xC8BH

Type: READ/WRITE

Byte 2	LA31	LA30	LA29	LA28	LA27	LA26	LA25	LA24	xC8DH
Byte 1	LA23	LA22	LA21	LA20	LA19	LA18	LA17	LA16	xC8CH
Byte 0	LA15	LA14	LA13	LA12	LA11	LA10	X	X	xC8BH

X = inactive bits (always 0)

0: Corresponding memory address LA31-LA10 bit is compared with the bit in memory address compare register.

1: Corresponding memory address bit masked for comparison.

**Figure B-3 Memory Mask Address Register**

### B.4 I/O Address Compare Register

Only one out of four registers, IACR0, is used.

Name: Address Compare Register (IACR0)

EISA Address: xC92H - xC91H

Type: READ/WRITE

Byte 1	LA15	LA14	LA13	LA12	LA11	LA10	LA9	LA8	xC92H
Byte 0	LA7	LA6	LA5	LA4	LA3	LA2	LA1	LA0	xC91H

**Figure B-4 I/O Address Compare Register**

## B.5 I/O Address Mask Register




Figure B-5 I/O Address Mask Register

## B.6 Module Configuration Registers

MCR1 - MCR6 are used to configure the two memory and the four I/O modules. All these registers are set in the EISA Configuration file.






Figure B-6 Module Configuration Registers

## B.7 Module Control Register 7



**Figure B-7 Module Configuration Register 7**


## B.8 Byte Swap Register



**Figure B-8 Byte Swap Register**




## B.9 Interrupt Channel Configuration/Status Register 0



**Figure B-9 Interrupt Channel Configuration/Status Register 0**


## B.10 Interrupt Channel Configuration/Status Register 1



**Figure B-10 Interrupt Channel Configuration/Status Register 1**

## B.11 Function Control Register

This register is used for overall control of individual memory and I/O modules and the DMA functions.



**Figure B-11 Function Control Register**

*This page intentionally left blank*

# APPENDIX C

# SPECIFICATIONS

## Table Of Contents

C.1 Hardware Specifications .....	C-1
C.2 Bus Voltage Specifications .....	C-2
C.3 Part Number .....	C-3
C.4 Board Dimensions.....	C-4
C.5 Fiber Optic Bypass Switch.....	C-5



## C.1 Hardware Specifications

Hardware Compatibility:	EISA 32-bit compliant; version 3.11 Maximum bus clock speed 8.33 MHz
Physical Dimensions:	13" x 5" Card, one slot
Weight:	
EISA Card	0.6 lbs
Media Card, Fiber Optic	0.0915 lbs
Electrical Requirements:	+5 VDC, 1.5 Amps max.
Storage	
Temperature Range:	-40° to +70°C
Humidity Range:	0% to 95% (noncondensing)
Operation	
Temperature Range:	0° to +40°C
Humidity Range:	10% to 90% (noncondensing)
Network Line Transmission Rate:	150 million bits/second
Message Length:	
Fixed Length:	82 Bits
Variable Length:	46 bits + 256 or 1024 Data Bytes Maximum
Maximum Nodes on Network Ring:	256
Error Correction:	Available in PLATINUM mode only
Maximum Node Separation:	
Coax:	30 meters
Standard Fiber:	300 meters
Long Link Fiber:	3500 meters
Shared Memory:	
ASIC Memory	4 KB
On-board Memory	128 KB
Optional Sizes:	
Low Density SIMMs (512 KB)	512 KB, 1 MB, 2MB
High Density SIMMs (2 MB)	2 MB, 4 MB and 8 MB
Effective Per-Node Bandwidth:	
4 bytes/packet:	6.5 MB/sec
256 bytes/packet:	16.2 MB/sec
1024 bytes/packet:	16.7 MB/sec
Node Latency:	
4 bytes/packet:	250 ns - 800 ns
256 bytes/packet:	250 ns - 16 $\mu$ s
1024 bytes/packet:	250 ns - 61.8 $\mu$ s
Internal clock speeds:	
SCRAMNet board crystal 150 MHz, $\pm$ 100 ppm. <sup>1</sup>	
26.66 ns timer is a divide-by-four:	37.5 MHz <sup>2</sup>
1.706 $\mu$ s timer is a divide-by-256:	585.9 KHz <sup>3</sup>

1. Specifications on the crystal demonstrate the precision and stability of the main clock from which all other clocks are derived. This does not include the vagaries introduced by the circuit.
1. The 37.5 MHz clock is the distributed (on board) clock used by other circuits on most of our host cards.
1. The 585.9 KHz clock is that which is counted by the internal (to ASIC) users timer.

## C.2 Bus Voltage Specifications

VOLTAGE NOMINAL	VOLTAGE		CURRENT		VOLTAGE SENSE MIN	PEAK/PEAK NOISE MAX (5)
	MIN	MAX	8 MAX	8/16 MAX		
12	11.4	12.6	1.5 (1)	1.5 (1)	10.8	120 Mv
-12	-10.8 (2)	-13.2 (2)	.3	.3	-10.2	120 Mv
5	4.875 (3)	5.25	3.0	4.5	4.5	50 Mv
-5	-4.5 (4)	-5.5 (4)	.2	.2	-4.3	50 Mv

### NOTES:

- (1) IEEE P996 specs 1.0
- (2) IEEE P996 specs -11.4 and -12.6
- (3) EISA specs 4.5
- (4) IEEE P996 specs -4.75 and -5.25
- (5) PEAK to PEAK noise voltage is defined by the IEEE P996

This table represents the combination of the EISA and IEEE P996 bus specifications. For the cases in which the IEEE P996 bus specification disagrees with the EISA bus specification, the entry placed in the table for voltage is the one closest to the original IBM, PC, XT and AT Technical Reference Manuals.



### C.3 Part Number

The EISA board part number is in the form:

**H-AS-DEISA128-00**

where:

CODE	DEFINITION
H	Hardware
AS	Top Level Assembly
D	Standard SCRAMNet+
EISA	EISA Bus
XXX	<b>Memory (bytes)</b>
	04K = 4 K
	128 = 128 K
	512 = 512 K
	L2M = 2 M (LOW DENSITY)
	H2M = 2 M (HIGH DENSITY)
	04M = 4 M
	08M = 8 M
X	<b>Transmission Media</b>
	0 = NO Media Card
	1 = COAX Media Card
	2 = STANDARD FO Media Card
	3 = LONGLINK FO Media Card
	4 = LASERLINK FO Media Card
X	<b>Variable.</b> Used for product variations and/or modifications

## C.4 Board Dimensions




Figure C-12 EISA Board Dimensions

## C.5 Fiber Optic Bypass Switch




Figure C-13 Fiber Optic Bypass Switch




Figure C-14 Housing Dimensions

# APPENDIX D

## CONFIGURATION AIDS

### TABLE OF CONTENTS

SCRAMNet+ Control/Status Registers Reference Sheet .....	E-1
Sample EISA (Version B1) Configuration File .....	E-3
Sample EISA (Version C1) Configuration File .....	E-11
SCRAMNet+ Network Configuration Data Sheet .....	E-21



## SCRAMNet+ CONTROL/STATUS REGISTERS REFERENCE SHEET

CSR 0		CSR 2		CSR 4		CSR 6	
0	RX ENB	0	available to host	0	always 0	0	reserved
1	TX ENB	1	available to host	1	always 0	1	reserved
2	REDUND LINK TOGGLE	2	available to host	2	RFA 2	2	reserved
3	HOST INT ENB	3	available to host	3		3	reserved
4	AUX CTRL RAM ENB	4	available to host	4		4	reserved
5	INT MEM MASK MATCH	5	available to host	5	RX FIFO ADDRESS FIELD	5	reserved
6	OVRD RIE FLAG	6	DSB FO LPBCK	6		6	reserved
7	INT ON ERRORS	7	ENB WIRE LPBCK	7		7	reserved
8	NET INT ENB	8	DSB HOST TO SM WRT	8		8	reserved
9	OVRD TIE FLAG	9	ENB WRT OWN SLOT	9		9	reserved
10	ENB TX DATA FILTER	10	ENB INT RX OWN SLOT	10		10	reserved
11	ENB LOWER 4K FILTER	11	MSG LENGTH LIMIT	11		11	reserved
12	RST TX/RX FIFO	12	VAR LENGTH MSGS	12		12	reserved
13	RST INT FIFO	13	ENB HIPRO WRITE	13		13	reserved
14	RST TX FIFO	14	MULT NATIVE MSGS	14		14	reserved
15	INSERT NODE	15	NO NTWK ERR CRCT	15	RFA 15	15	reserved

### ACR

0	RIE
1	TIE
2	EXT TRG 1
3	EXT TRG 2

4	HIPRO ENB
5	reserved
6	reserved
7	reserved

### LED STATUS

G	INSERT
G	CARRIER DETECT

CSR 1 (READ RESET)		CSR 3		CSR 5		CSR 7	
0	TX FIFO FULL	0	NN0	0	RFA16	0	reserved
1	TX FIFO NOT EMPTY	1		1		1	reserved
2	TX FIFO 7/8 FULL	2	NUMBER	2	RX FIFO ADDRESS (MSW)	2	reserved
3	always 0	3	OF	3		3	reserved
4	INT FIFO FULL	4	NODES	4		4	reserved
5	PROTOCOL VIOLATION	5		5		5	reserved
6	CARRIER DETECT FAIL	6		6	RFA22	6	reserved
7	BAD MESSAGE	7	NN7	7	reserved	7	reserved
8	RX OVERFLOW	8	TXID0	8	reserved	8	reserved
9	TX RETRY	9		9	reserved	9	reserved
10	TX RETRY TIME-OUT	10		10	reserved	10	reserved
11	REDUND TXRX FAULT	11	NODE ID	11	reserved	11	reserved
12	GP CTR/TIMER OVRFLO	12		12	reserved	12	reserved
13	CURRENT LINK FOR USE	13		13	reserved	13	reserved
14	INTERRUPTS ARMED*	14		14	RF RETRY	14	reserved
15	FO BYPASS NOT CNCTD	15	TXID7	15	INT FIFO NOT EMT	15	reserved

\* Write to CSR1 to re-arm interrupts.

CSR 8		CSR 10		CSR 12		CSR 14	
0	AGE & RXID MUX	0	Not Used	0	VIRT PG ENB	0	reserved
1	HOLDOFF DISABLE	1	Not Used	1	always 0	1	reserved
2	CHP SELECT EEPROM	2	Not Used	2	always 0	2	reserved
3	AUX MICROWIRE	3	Not Used	3	always 0	3	reserved
4	MICROWIRE DOUT	4	Not Used	4	always 0	4	reserved
5	EEPROM PROG ENABLE	5	Not Used	5	VPA 12	5	reserved
6	MICROWIRE CLOCK LN	6	Not Used	6		6	reserved
7	MICROWIRE DOUT DIN	7	Not Used	7		7	reserved
8	INIT ASIC/CSR RESET	8	Not Used	8	VIRTUAL	8	reserved
9	GP CTR FREE	9	Not Used	9	PAGE	9	reserved
10	RX INT OVERRIDE	10	Not Used	10	NUMBER	10	Page Select
11	MECH SW OVR	11	Not Used	11		11	Page Select
12	MEM SIZE	12	Not Used	12		12	Page Select
13	MEM SIZE	13	Not Used	13		13	Page Select
14	MEM SIZE	14	Not Used	14		14	Page Select
15	Reserved	15	Not Used	15	VPA 22	15	Page Select

CSR 9		CSR 11		CSR 13		CSR 15	
0	TX FIFO FULL MASK	0	Not Used	0	RD COUNT 0	0	reserved
1	TX FIFO NOT EMP MASK	1	Not Used	1		1	reserved
2	TX FIFO 7/8 FULL MASK	2	Not Used	2		2	reserved
3	BIST STREAM (R/O)	3	Not Used	3		3	reserved
4	RX FIFO FULL MASK	4	Not Used	4	GENERAL	4	reserved
5	PROTOCOL VIOL MASK	5	Not Used	5	PURPOSE	5	reserved
6	CARRIER DETECT FAIL MASK	6	Not Used	6	COUNTER/	6	reserved
7	BAD MESSAGE MASK	7	Not Used	7	TIMER	7	reserved
8	RX OVERFLOW MASK	8	Not Used	8	REGISTER	8	reserved
9	TX RETRY MASK	9	Not Used	9		9	reserved
10	TX RETRY TIME-OUT	10	Not Used	10		10	reserved
11	REDUN TXRX FAULT MASK	11	Not Used	11		11	reserved
12	GP CTR/TIMER OVRFLO	12	Not Used	12		12	reserved
13	UTIL CTR MODES	13	Not Used	13		13	reserved
14	UTIL CTR MODES	14	Not Used	14		14	reserved
15	FO BYPASS NOT CNCTD MASK	15	Not Used	15	RD COUNT 15	15	reserved

CSR 16			
0	reserved	8	reserved
1	reserved	9	reserved
2	reserved	10	reserved
3	reserved	11	reserved
4	reserved	12	reserved
5	reserved	13	reserved
6	reserved /	14	reserved
7	reserved	15	reserved



# Sample EISA (Version B1) Configuration File

**NOTE:** SCRAMNet+ EISA Version B will use !SCR0201.cfg. Version C will use !SCR0202.cfg

## BOARD

```

ID = "SCR0201"
NAME = "SCRAMNet-LX EISA Replicated Shared Memory Network"
MFR = " SYSTRAN CORP."
CATEGORY = "NET"
SLOT = EISA
LENGTH = 330
AMPERAGE = 2000
SKIRT = NO
READID = YES
IOCHECK = VALID
DISABLE = SUPPORTED
COMMENTS = "The SCRAMNet Network is a replicated shared memory network in which
copies of the network memory are present at each of the network node sites. Network
traffic is generated by a simple write to the SCRAMNet memory."
HELP = "Check the SCRAMNet EISA Hardware Reference Manual."

```

```

;-----
;
;           EISA Slave Controller Registers
;-----

```

```

;-----
;
; MACR Memory Address Compare
;-----

```

```

IOPORT(1) = 0zC87h
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb
IOPORT(2) = 0zC86h
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb
IOPORT(3) = 0zC85h
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb

```

```

;-----
;
; MAMR Memory Address Mask
;-----

```

```

IOPORT(4) = 0zC8Dh
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb
IOPORT(5) = 0zC8Ch
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb
IOPORT(6) = 0zC8Bh
    SIZE = BYTE

```

INITVAL = LOC(7-0) xxxxxx00b

-----  
; IACR0 I/O Address Compare Register 0  
-----

IOPORT(7) = 0zC92h

SIZE = BYTE

INITVAL = LOC(7-0) 00000000b

IOPORT(8) = 0zC91h

SIZE = BYTE

INITVAL = LOC(7-0) 00000000b

-----  
; IAMR0 I/O Address Mask Register 0  
-----

IOPORT(9) = 0zC9Ah

SIZE = BYTE

INITVAL = LOC(7-0) xxxxxxxxb

IOPORT(10) = 0zC99h

SIZE = BYTE

INITVAL = LOC(7-0) xxxxxxxxb

-----  
; MCR1 Module Configuration Register 1 (memory area 0)  
; Wait state configuration (bits 4-0)  
-----

IOPORT(11) = 0zCA1h

SIZE = BYTE

INITVAL = LOC(7-0) xxxxxxxxb

-----  
; MCR3 Module Configuration Register 3 (I/O area 0)  
; Wait state configuration (bits 4-0)  
-----

IOPORT(12) = 0zCA3h

SIZE = BYTE

INITVAL = LOC(7-0) xxxxxxxxb

-----  
; DSR Dipswitch Register (Byte Swap on/off) bit 0  
-----

IOPORT(13) = 0zCA8h

SIZE = BYTE

INITVAL = LOC(7-0) xxxxxxxxb

-----  
; ICCSR0 Interrupt Channel Configuration and Status Register 0  
-----

```

IOPORT(14) = 0xCA9h
    SIZE = BYTE
    INITVAL = LOC(7-0) x0xxx0xxb

;-----
; ICCSR1 Interrupt Channel Configuration and Status Register 1
;-----

IOPORT(15) = 0xCAAh
    SIZE = BYTE
    INITVAL = LOC(7-0) x0xxx0xxb

;-----
; FCR Function Control Register
;-----

IOPORT(16) = 0xCAEh
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb

;-----
; EBCR Expansion Board Control Register
;-----

IOPORT(17) = 0xC84h
    SIZE = BYTE
    INITVAL = LOC(7-0) xxxxxxxxb

;-----
;-----
;      SCRAMNet-LX Configuration Options
;-----
;-----

FUNCTION = "SCRAMNet-LX Memory Size"
    CHOICE = "MEMORY SIZE 128k Bytes"
    LINK
        INIT = IOPORT(5) 00000001b
        INIT = IOPORT(6) LOC(7-2) 111111b

    CHOICE = "MEMORY SIZE 512k Bytes"
    LINK
        INIT = IOPORT(5) 00000111b
        INIT = IOPORT(6) LOC(7-2) 111111b

    CHOICE = "MEMORY SIZE 1M Bytes"
    LINK
        INIT = IOPORT(5) 00001111b
        INIT = IOPORT(6) LOC(7-2) 111111b

    CHOICE = "MEMORY SIZE 2M Bytes"

```

LINK

INIT = IOPORT(5) 00011111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 4M Bytes"

LINK

INIT = IOPORT(5) 00111111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 8M Bytes"

LINK

INIT = IOPORT(5) 01111111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 16M Bytes"

LINK

INIT = IOPORT(5) 11111111b

INIT = IOPORT(6) LOC(7-2) 111111b

FUNCTION = "SCRAMNet-LX Base Address"

CHOICE = "MEMORY START 0x00c00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x00d00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11010000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x00e00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11100000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x00f00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11110000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x01000000"

LINK

INIT = IOPORT(1) 00000001b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x05000000"

LINK

INIT = IOPORT(1) 00000101b  
INIT = IOPORT(2) 00000000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 0x0e000000"  
LINK

INIT = IOPORT(1) 00001110b  
INIT = IOPORT(2) 00000000b  
INIT = IOPORT(3) 00000000b

FUNCTION = "SCRAMNet-LX Network Interrupts "

CHOICE = "INT 10 EDGE TRIGGER"

LINK

IRQ = 10  
SHARE = NO  
TRIGGER = EDGE  
INIT = IOPORT(14) LOC(1-0)00b  
INIT = IOPORT(14) LOC(5-3)111b

CHOICE = "INT 11 EDGE TRIGGER"

LINK

IRQ = 11  
SHARE = NO  
TRIGGER = EDGE  
INIT = IOPORT(14) LOC(1-0) 01b  
INIT = IOPORT(14) LOC(5-3)111b

CHOICE = "INT 12 EDGE TRIGGER"

LINK

IRQ = 12  
SHARE = NO  
TRIGGER = EDGE  
INIT = IOPORT(14) LOC(1-0)10b  
INIT = IOPORT(14) LOC(5-3)111b

CHOICE = "INT 15 EDGE TRIGGER"

LINK

IRQ = 15  
SHARE = NO  
TRIGGER = EDGE  
INIT = IOPORT(14) LOC(1-0) 11b  
INIT = IOPORT(14) LOC(5-3)111b

FUNCTION = "SCRAMNet-LX Error Interrupts "

CHOICE = "INT 10 EDGE TRIGGER"

LINK

IRQ = 10  
SHARE = NO  
TRIGGER = EDGE  
INIT = IOPORT(15) LOC(1-0)00b  
INIT = IOPORT(15) LOC(5-3)111b

CHOICE = "INT 11 EDGE TRIGGER"

LINK

IRQ = 11

SHARE = NO

TRIGGER = EDGE

INIT = IOPORT(15) LOC(1-0) 01b

INIT = IOPORT(15) LOC(5-3)111b

CHOICE = "INT 12 EDGE TRIGGER"

LINK

IRQ = 12

SHARE = NO

TRIGGER = EDGE

INIT = IOPORT(15) LOC(1-0)10b

INIT = IOPORT(15) LOC(5-3)111b

CHOICE = "INT 15 EDGE TRIGGER"

LINK

IRQ = 15

SHARE = NO

TRIGGER = EDGE

INIT = IOPORT(15) LOC(1-0) 11b

INIT = IOPORT(15) LOC(5-3)111b

FUNCTION = "Byte Swapping ON/OFF"

CHOICE = "Swapping ON Little Endian (DEFAULT)"

LINK

INIT = IOPORT(13) 00000001b

CHOICE = "Swapping OFF Big Endian"

LINK

INIT = IOPORT(13) 00000000b

FUNCTION = "Memory Wait State Selection"

CHOICE = "6 Wait states"

LINK

INIT = IOPORT(11) 00100110b

CHOICE = "0 Wait states"

LINK

INIT = IOPORT(11) 00100000b

CHOICE = "1 Wait states"

LINK

INIT = IOPORT(11) 00100001b

CHOICE = "2 Wait states"

LINK

INIT = IOPORT(11) 00100010b

CHOICE = "3 Wait states"

LINK

INIT = IOPORT(11) 00100011b

FUNCTION = "I/O Wait State Selection"

CHOICE = "6 Wait states"

LINK

INIT = IOPORT(12) 00100110b

CHOICE = "0 Wait states"

LINK

INIT = IOPORT(12) 00100000b

CHOICE = "1 Wait states"

LINK

INIT = IOPORT(12) 00100001b

CHOICE = "2 Wait states"

LINK

INIT = IOPORT(12) 00100010b

CHOICE = "3 Wait states"

LINK

INIT = IOPORT(12) 00100011b

FUNCTION = "DEBUG"

CHOICE = "DEFAULTS"

LINK

INIT = IOPORT(9) 11110000b

INIT = IOPORT(10) 11111111b

INIT = IOPORT(16) 00010001b

INIT = IOPORT(17) 00000001b

CHOICE = "DEBUG 2"

LINK

INIT = IOPORT(11) 00100110b

INIT = IOPORT(12) 00100110b

INIT = IOPORT(17) 00000001b

INIT = IOPORT(13) 00000001b

*This page intentionally left blank*



# Sample EISA (Version C1) Configuration File

```

;*****
;-----
;
;
; SCRAMNet EISA Configuration File - !SCR0202.CFG
;-----
;
;
; This file is used to configure the SCRAMNet-LX and
; SCRAMNet + boards.
;
;
; This file applies to any system supporting the EISA
; bus and the EISA configuration utility. The systems
; currently supported are:
;
;
; All PC-Clones (with EISA bus)
; HP 700 EISA Workstations
;
;
; The SCRAMNet EISA board will also work in an SGI
; Indigo2 but this file is not used since the Indigo2
; IRIX operating system does not implement the EISA
; configuration utility.
;
;
; Revisions:
;-----
;*****
;*****
;
; 9-21-95 Added new byte swap selections for new patch
; ---slj for HP-EISA systems. Patch is on all boards
; with Product ID of SCR0202
;*****
;*****
;
;FUNCTION = "Byte Swap Mode Selection"
;-----
;
; These 2 choices are implemented on all PLUS/LX models
;-----
;
; CHOICE = "Swap ON - (PC) LIL to BIG Endian (DEFAULT)"
; CHOICE = "Swap OFF - (PC) CSRs Word Swapped"
;-----
;
; These choices not implemented on all PLUS/LX models
;-----
;
; CHOICE = "Swap ON-(HP-700) *NOT IMPLEMENTED on all PLUS/LX models"
; CHOICE = "Swap OFF-(PC) *NOT IMPLEMENTED on all PLUS/LX models"
;
;
;*****
;*****
;
; 11-14-95 Added comment block with note about DEC-Alpha
; installation. Error interrupt FUNCTION block should
; be commented out or eliminated from this file.

```

```
;      Also added text to COMMENTS section in BOARD
;      definition. Applies to DEC-Alpha VMS 6.1-6.2
;  ---slj
;*****
;*****
;
;-----
;IMPORTANT - When installing this board in DEC-Alpha system,
;      This entire function block should be commented
;      out before running the EISA Configuration
;      Utility.
;-----
;November 14, 1995
;
;
;-----
;*****
;
```

**BOARD**

```
      ID = "SCR0202"
      NAME = "SCRAMNet PLUS EISA Replicated Shared Memory Network"
      MFR = " SYSTRAN CORP."
      CATEGORY = "NET"
      SLOT = EISA
      LENGTH = 330
      AMPERAGE = 2000
      SKIRT = NO
      READID = YES
      IOCHECK = VALID
      DISABLE = SUPPORTED
      COMMENTS = "The SCRAMNet Network is a replicated shared memory network in which
copies of the network memory are present at each of the network node sites. Network
traffic is generated by a simple write to the SCRAMNet memory.
ATTENTION: If board is being installed in DEC-Alpha or HP-700 system see README
text provided with this file."
      HELP = "Check the SCRAMNet EISA Hardware Reference Manual."
```

```
;-----
;      EISA Slave Controller Registers
;-----
```

```
;-----
;      MACR Memory Address Compare
;-----
```

```
IOPORT(1) = 0zC87h
      SIZE = BYTE
      INITVAL = LOC(7-0) xxxxxxxxb
IOPORT(2) = 0zC86h
      SIZE = BYTE
      INITVAL = LOC(7-0) xxxxxxxxb
```

IOPORT(3) = 0zC85h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
 ; MAMR Memory Address Mask  
 -----

IOPORT(4) = 0zC8Dh  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb  
 IOPORT(5) = 0zC8Ch  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb  
 IOPORT(6) = 0zC8Bh  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxx00b

-----  
 ; IACR0 I/O Address Compare Register 0  
 -----

IOPORT(7) = 0zC92h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) 00000000b  
 IOPORT(8) = 0zC91h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) 00000000b

-----  
 ; IAMR0 I/O Address Mask Register 0  
 -----

IOPORT(9) = 0zC9Ah  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb  
 IOPORT(10) = 0zC99h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
 ; MCR1 Module Configuration Register 1 (memory area 0)  
 ;   Wait state configuration (bits 4-0)  
 -----

IOPORT(11) = 0zCA1h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
 ; MCR3 Module Configuration Register 3 (I/O area 0)  
 ;   Wait state configuration (bits 4-0)

-----  
;

IOPORT(12) = 0zCA3h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
;

; DSR Dipswitch Register (Byte Swap on/off) bit 0

-----  
;

IOPORT(13) = 0zCA8h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
;

; ICCSR0 Interrupt Channel Configuration and Status Register 0

-----  
;

IOPORT(14) = 0zCA9h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) x0xxx0xxb

-----  
;

; ICCSR1 Interrupt Channel Configuration and Status Register 1

-----  
;

IOPORT(15) = 0zCAAh  
 SIZE = BYTE  
 INITVAL = LOC(7-0) x0xxx0xxb

-----  
;

; FCR Function Control Register

-----  
;

IOPORT(16) = 0zCAEh  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
;

; EBCR Expansion Board Control Register

-----  
;

IOPORT(17) = 0zC84h  
 SIZE = BYTE  
 INITVAL = LOC(7-0) xxxxxxxxb

-----  
;

; SCRAMNet Configuration Options

-----  
;

FUNCTION = "SCRAMNet Memory Size"

CHOICE = "MEMORY SIZE 4k Bytes"

LINK

INIT = IOPORT(5) 00000001b

INIT = IOPORT(6) LOC(7-2) 000011b

CHOICE = "MEMORY SIZE 128k Bytes"

LINK

INIT = IOPORT(5) 00000001b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 512k Bytes"

LINK

INIT = IOPORT(5) 00000111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 1M Bytes"

LINK

INIT = IOPORT(5) 00001111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 2M Bytes"

LINK

INIT = IOPORT(5) 00011111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 4M Bytes"

LINK

INIT = IOPORT(5) 00111111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 8M Bytes"

LINK

INIT = IOPORT(5) 01111111b

INIT = IOPORT(6) LOC(7-2) 111111b

CHOICE = "MEMORY SIZE 16M Bytes"

LINK

INIT = IOPORT(5) 11111111b

INIT = IOPORT(6) LOC(7-2) 111111b

FUNCTION = "SCRAMNet Base Address"

CHOICE = "MEMORY START 12 MB 0x00c00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 13 MB 0x00d00000"

LINK

INIT = IOPORT(1) 00000000b

INIT = IOPORT(2) 11010000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 14 MB 0x00e00000"

LINK

INIT = IOPORT(1) 00000000b  
INIT = IOPORT(2) 11100000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 15 MB 0x00f00000"

LINK

INIT = IOPORT(1) 00000000b  
INIT = IOPORT(2) 11110000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 16 MB 0x01000000"

LINK

INIT = IOPORT(1) 00000001b  
INIT = IOPORT(2) 00000000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 17 MB 0x01100000"

LINK

INIT = IOPORT(1) 00000001b  
INIT = IOPORT(2) 00010000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 18 MB 0x01200000"

LINK

INIT = IOPORT(1) 00000001b  
INIT = IOPORT(2) 00100000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 19 MB 0x01300000"

LINK

INIT = IOPORT(1) 00000001b  
INIT = IOPORT(2) 00110000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 20 MB 0x01400000"

LINK

INIT = IOPORT(1) 00000001b  
INIT = IOPORT(2) 01000000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 32 MB 0x02000000"

LINK

INIT = IOPORT(1) 00000010b  
INIT = IOPORT(2) 00000000b  
INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 48 MB 0x03000000"

LINK

INIT = IOPORT(1) 00000011b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 84 MB 0x05000000"

LINK

INIT = IOPORT(1) 00000101b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 235 MB 0x0e000000"

LINK

INIT = IOPORT(1) 00001110b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 256 MB 0x10000000"

LINK

INIT = IOPORT(1) 00010000b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

CHOICE = "MEMORY START 4 GB 0xfA000000"

LINK

INIT = IOPORT(1) 11111010b

INIT = IOPORT(2) 00000000b

INIT = IOPORT(3) 00000000b

FUNCTION = "SCRAMNet Network Interrupts "

CHOICE = "INT 10 EDGE TRIGGER"

LINK

IRQ = 10

SHARE = NO

TRIGGER = EDGE

INIT = IOPORT(14) LOC(1-0)00b

INIT = IOPORT(14) LOC(5-3)111b

CHOICE = "INT 11 EDGE TRIGGER"

LINK

IRQ = 11

SHARE = NO

TRIGGER = EDGE

INIT = IOPORT(14) LOC(1-0) 01b

INIT = IOPORT(14) LOC(5-3)111b

CHOICE = "INT 12 EDGE TRIGGER"

LINK

IRQ = 12

SHARE = NO

TRIGGER = EDGE

```
INIT = IOPORT(14) LOC(1-0)10b
INIT = IOPORT(14) LOC(5-3)111b
```

```
CHOICE = "INT 15 EDGE TRIGGER"
```

```
LINK
```

```
IRQ = 15
```

```
SHARE = NO
```

```
TRIGGER = EDGE
```

```
INIT = IOPORT(14) LOC(1-0) 11b
```

```
INIT = IOPORT(14) LOC(5-3)111b
```

```
;
```

```
;
```

```
-----
;IMPORTANT - When installing this board in DEC-Alpha system,
;      This entire function block should be commented
;      out before running the EISA Configuration
;      Utility.
;-----
```

```
; November 14, 1995
```

```
FUNCTION = "SCRAMNet Error Interrupts "
```

```
CHOICE = "INT 10 EDGE TRIGGER"
```

```
LINK
```

```
IRQ = 10
```

```
SHARE = NO
```

```
TRIGGER = EDGE
```

```
INIT = IOPORT(15) LOC(1-0)00b
```

```
INIT = IOPORT(15) LOC(5-3)111b
```

```
CHOICE = "INT 11 EDGE TRIGGER"
```

```
LINK
```

```
IRQ = 11
```

```
SHARE = NO
```

```
TRIGGER = EDGE
```

```
INIT = IOPORT(15) LOC(1-0) 01b
```

```
INIT = IOPORT(15) LOC(5-3)111b
```

```
CHOICE = "INT 12 EDGE TRIGGER"
```

```
LINK
```

```
IRQ = 12
```

```
SHARE = NO
```

```
TRIGGER = EDGE
```

```
INIT = IOPORT(15) LOC(1-0)10b
```

```
INIT = IOPORT(15) LOC(5-3)111b
```

```
CHOICE = "INT 15 EDGE TRIGGER"
```

```
LINK
```

```
IRQ = 15
```

```
SHARE = NO
```

```
TRIGGER = EDGE
```

```
INIT = IOPORT(15) LOC(1-0) 11b
```

```
INIT = IOPORT(15) LOC(5-3)111b
```



FUNCTION = "Byte Swap Mode Selection"

```

;-----
; These 2 choices are implemented on all PLUS/LX models
;-----

```

CHOICE = "Swap ON - (PC) LIL to BIG Endian (DEFAULT)"

LINK

INIT = IOPORT(13) 00000001b

CHOICE = "Swap OFF - (PC) CSRs Word Swapped"

LINK

INIT = IOPORT(13) 00000000b

```

;-----
; These choices not implemented on all PLUS/LX models
;-----

```

CHOICE = "Swap ON-(HP-700) \*NOT IMPLEMENTED on all PLUS/LX models"

LINK

INIT = IOPORT(13) 00000010b

CHOICE = "Swap OFF-(PC) \*NOT IMPLEMENTED on all PLUS/LX models"

LINK

INIT = IOPORT(13) 00000011b

FUNCTION = "Memory Wait State Selection"

CHOICE = "6 Wait states(DEFAULT)"

LINK

INIT = IOPORT(11) 00100110b

CHOICE = "0 Wait states"

LINK

INIT = IOPORT(11) 00100000b

CHOICE = "1 Wait states"

LINK

INIT = IOPORT(11) 00100001b

CHOICE = "2 Wait states"

LINK

INIT = IOPORT(11) 00100010b

CHOICE = "3 Wait states"

LINK

INIT = IOPORT(11) 00100011b

FUNCTION = "I/O Wait State Selection"

CHOICE = "6 Wait states (DEFAULT)"

LINK

INIT = IOPORT(12) 00100110b

CHOICE = "0 Wait states"

LINK

INIT = IOPORT(12) 00100000b

CHOICE = "1 Wait states"

LINK

INIT = IOPORT(12) 00100001b

CHOICE = "2 Wait states"

LINK

INIT = IOPORT(12) 00100010b

CHOICE = "3 Wait states"

LINK

INIT = IOPORT(12) 00100011b

FUNCTION = "DEFAULTS"

CHOICE = "DEFAULTS"

LINK

INIT = IOPORT(9) 11110000b

INIT = IOPORT(10) 11111111b

INIT = IOPORT(16) 00010001b

INIT = IOPORT(17) 00000001b

CHOICE = "DEBUG 2"

LINK

INIT = IOPORT(11) 00100110b

INIT = IOPORT(12) 00100110b

INIT = IOPORT(17) 00000001b

INIT = IOPORT(13) 00000001b

# SCRAMNet+ NETWORK CONFIGURATION DATA SHEET

[illegible]



## **APPENDIX E**

### **GLOSSARY**



- auxiliary control RAM (ACR)** A memory buffer typically used as a data bus width extension for control purposes only. Also referred to as shadow memory .
- address-only cycle** -----A DTB cycle that consists of an address broadcast, but no data transfer. The slave does not acknowledge address-only cycles and the master terminates the cycle without waiting for an acknowledgment.
- Alarm**-----Manually resetable latched error condition.
- Arbiter** -----A functional module that accepts bus requests from requester modules and grants control of the DTB to one requester at a time.
- Arbitration** -----The process of assigning control of the DTB to a requestor.
- arbitration bus** -----One of the four buses provided by the backplane. This bus allows an arbiter module and several requester modules to coordinate use of the DTB.
- arbitration cycle**-----An arbitration cycle begins when the arbiter senses a bus request. The arbiter grants the bus to a requester, which signals that the DTB is busy. The requester terminates the cycle by taking away the bus busy signal, which causes the arbiter to sample the bus requests again.
- bad message**-----A message error condition reported by a node's receiver circuitry. This condition is automatically corrected by **SCRAMNet+** hardware.
- block read cycle** -----A DTB cycle used to transfer a block of 1 to 256 bytes from a slave to a master. This transfer is done using a string of 1-, 2-, or 4-byte data transfers. Once the block transfer is started, the master does not release the DTB until all of the bytes have been transferred. It differs from a string of read cycles in that the master broadcasts only one address and address modifier (at the beginning of the cycle.) Then the slave increments this address on each transfer so that the data for the next cycle is retrieved from the next higher location.
- block write cycle** -----A DTB cycle used to transfer a block of 1 to 256 bytes from a master to a slave. The block write cycle is very similar to the block read cycle. It uses a string of 1-, 2-, or 4-byte data transfers and the master does not release the DTB until all of the bytes have been transferred. It differs from a string of write cycles in that the master broadcasts only one address and address modifier (at the beginning of the cycle). Then the slave increments this address on each transfer so that the next transfer is stored in the next higher location.
- Board**-----A printed circuit board (pcb), its collection of electronic components, and either one or two 96-pin connectors that can be plugged into the backplane connectors.
- beginning of frame (BOF)**-----A type of host-specific write to non-memory transfer which has the address and data for each transfer.
- Burst**-----A protocol where messages are transmitted without error correction to gain higher throughput.
- burst+** -----Also **burst plus**. A variable packet size enhancement for the burst protocol. Maximum packet size may be set to either 256 bytes or 1024 bytes.
- bus timer**-----A functional module that measures the time each data transfer takes on the DTB and terminates the DTB cycle if a transfer takes too long. Without this module, it could wait forever for a slave to respond if the

	master tries to transfer data to or from a nonexistent slave location. The bus timer prevents this by terminating the cycle.
<b>Carrier</b> -----	An electromagnetic or light wave that can be modulated, as in frequency, amplitude, or phase, to transmit data, images, sound, or other signals.
<b>carrier loss</b> -----	A hardware failure reported when the incoming light link has failed because it is too weak or nonexistent in one or both fibers from the preceding node.
<b>data filter</b> -----	A process of comparing host WRITE to shared memory with contents of the specified memory location to eliminate transmission of redundant data and reduce network traffic.
<b>Deterministic</b> -----	Completely predictable message transit time from application to application.
<b>data transfer bus</b> -----	One of the four buses provided by the backplane. The data transfer bus allows masters to direct the transfer of binary data between themselves and slaves (data transfer bus is often abbreviated DTB).
<b>data-transfer-bus cycle</b> -----	A sequence of level transitions on the signal lines of the DTB that result in the transfer of an address or an address and data between a master and a slave. There are 34 types of data transfer bus cycles.
<b>direct memory access (DMA) transfer</b>	An I/O transfer conducted by a device controller which accesses memory directly and, as a result, can transfer a large volume of data without requesting a processor interrupt after each unit amount. Contrast with programmed I/O (PIO) transfer.
<b>Edges</b> -----	Transitions that appear on a signal line.
<b>falling edge</b> -----	The time during which a signal makes its transition from high to low.
<b>FIFO</b> -----	A data storage method; First In First Out. Also refers to the specific storage area; Transmit FIFO, Interrupt FIFO, etc.
<b>foreign message</b> -----	A message that is in (passing through) a node other than the one of origin.
<b>functional module</b> -----	A collection of electronic circuitry that resides on one board and works together to accomplish a task.
<b>Halfword</b> -----	Any double byte on even 16 bit boundaries.
<b>insert a node</b> -----	The act of placing a node on a network for the purpose of transmitting and receiving messages.
<b>Interrupt</b> -----	An event that changes the normal flow of instruction execution other than an exception or a branch, jump, case or call instruction.
<b>interrupt acknowledge cycle</b> ---	A DTB cycle, initiated by an interrupt handler, that reads a status/ID from an interrupter. An interrupt handler generates this cycle when it detects an interrupt request from an interrupter and it has control of the DTB.
<b>Interrupter</b> -----	A functional module that generates an interrupt request on the priority interrupt bus and then provides states/ID information when the interrupt handler requests it.
<b>interrupt handler</b> -----	A functional module that detects interrupt requests generated by interrupters and responds to those requests by asking for status/ID information.



---

<b>interrupt service routine (ISR)</b>	A routine executed when a device interrupt occurs.
<b>I/O space</b> -----	The regions of host processor physical address space that contain the configuration registers, device control, states registers and data registers. These regions are physically noncontiguous.
<b>Latched</b> -----	Data is electrically stored in a circuit until it is needed. A method of coordinating two synchronous events.
<b>location monitor</b> -----	A functional module that monitors data transfers over the DTB to detect accesses to the locations it has been assigned to watch. When an access occurs to one of these assigned locations, the location monitor generates an on-board signal.
<b>locking a page in memory</b> -----	Making a page ineligible for either paging or swapping. A page stays locked in physical memory until the operating system specifically unlocks it.
<b>Longword</b> -----	Four bytes (32 bits) of data.
<b>Loopback</b> -----	A method of transmitting to the same node's receivers for testing purposes. Applies to both fiber optic and wire media. Also, a test that loops the outgoing signal back to its source.
<b>Motherboard</b> -----	The printed circuit board on which a network card is mounted through connectors according to the standard specification.
<b>message packet</b> -----	See packet.
<b>native message</b> -----	A message that is received by the node of origin
<b>node latency</b> -----	The time delay at a node before a foreign message can be retransmitted.
<b>Packet</b> -----	A message that travels on the network. The minimum packet consists of 81 bits and 1 start bit. The packet includes five fields: Source ID (8 bits), Age (8 bits), Control (3 bits), Data Address (21 bits), Data (32 bits), and 9 parity bits; one for every 8 bits..
<b>physical address</b> -----	The address used by hardware to identify a location in physical memory or on directly-addressable secondary storage devices (such as disks). A physical memory address consists of a page-frame number and the number of a byte within the page.
<b>Platinum</b> -----	A protocol where messages are transmitted as fast as the system will allow with error detection enabled.
<b>platinum+</b> -----	(Also platinum plus). A variable packet size enhancement for the platinum protocol. Maximum packet size may be set to either 256 bytes or 1024 bytes.
<b>power monitor</b> -----	A functional module that monitors the status of the primary power source to the system and signals when the power has strayed outside the limits required for reliable system operations. Since most systems are powered by an ac source, the power monitor is typically designed to detect drop-out or brown-out conditions on ac lines.
<b>priority interrupt bus</b> -----	One of the four buses provided by the backplane. The priority interrupt bus allows interrupter modules to send interrupt requests to interrupt handler modules, and interrupt handler modules to acknowledge these interrupt requests.

- programmed I/O (PIO) transfer** An I/O transfer, primarily conducted by a driver program, that requires processor intervention after each byte or word is transferred. Contrast with Direct Memory Access (DMA) transfer.
- protocol violation** -----A signal error at the physical layer (fiber or coax) resulting from noise on the transmission lines or a result of hardware failure. It can be any one of the following:
- Missing transition for two clock periods on either line
  - Parity error
  - Framing error
- retry** -----A hardware failure condition reported when the first attempt to send a message around the network has resulted in some type of bit error. The message will be retransmitted indefinitely by the originating node until it is received correctly by the originating node. Valid only in error correction mode (PLATINUM.)
- retry overflow** -----A hardware failure condition reported when a second attempt to send a message around the network has failed due to another node corrupting data. This rare condition is most likely caused by dirty fiber optic cable ends, or perhaps the fiber cable is installed with too small a radius.
- retry timeout**-----A hardware failure condition reported when the first attempt to send a message around the network is not received by the originating node within the time out period specified in CSR5. The message will be retransmitted indefinitely by the originating node until it is received correctly by the originating node. Valid only in error correction mode (PLATINUM.)
- rising edge**-----The time during which a signal makes its transition from low to high.
- Rx** -----Abbreviation for receive or receiver.
- shadow memory**-----Also shadow register. (See Auxiliary Control RAM).
- shared memory (SM)** -----**SCRAMNet** memory physically located on the network board. This dual-ported memory is accessible by the host and the network. A host WRITE to shared memory results in a transmitted WRITE to all **SCRAMNet** nodes at the same relative location.
- Shortword** -----16 bits. Also referred to as **halfword**.
- signal mnemonics** -----Terms used to identify signal line events. (1) An asterisk following the name of signals that are level-significant denotes the signal is true/valid when the signal is low. (2) A asterisk following the name of signals that are edge-significant denotes the actions initiated by that signal occur on the falling edge.
- Slot**-----A position where a board can be inserted into a backplane. If the system has both a J1 and a J2 backplane (or a combination J1/J2 backplane), each slot provides a pair of 96-pin connectors. If the system has only a J1 backplane, then each slot provides a single 96-pin connector. Also, see **packet**.
- time-out** -----Also network time-out. The time allotted for a native message to travel the network ring and return. If this time limit is exceeded, an automatic retransmission of the native message will occur.
- Tx** -----Abbreviation for transmit or transmitter.

**Word** -----One byte consisting of eight bits.

**write cycle** -----A DTB cycle used to transfer 1-, 2-, 3-, or 4-bytes from a master to a slave. The cycle begins when the master broadcasts an address and address modifier and places data on the DTB. Each slave captures this address and address modifier, and checks to see if it is to respond to the cycle. If so, it stores the data and then acknowledges the transfer. The master then terminates the cycle.

*This page intentionally left blank*